

# High Frequency, High Density Interconnect Using AC Coupling

Paul Franzon, Angus Kingon\*, Stephen Mick, John Wilson, Lei Luo, Karthik Chandrasakhar, Salvatore Bonafede<sup>+</sup>, Chad Statler<sup>+</sup>, Richard LaBennett<sup>+</sup>

## *Invited Paper*

Department of Electrical and Computer Engineering,

\*Department of Materials Science and Engineering,

<sup>+</sup>MCNC-RDI,

Contact : Box 7914

NC State University,

Raleigh NC 27695

[paulf@ncsu.edu](mailto:paulf@ncsu.edu); 919.515.7351

## **Abstract**

AC Coupled Interconnection (ACCI), in conjunction with buried solder bump technology, provides a method to achieve signal I/O pitches of less than 100  $\mu\text{m}$  and signaling rates greater than 3 Gbps per I/O on integrated circuits, while preserving excellent signal integrity. This paper presents a summary of approaches, status, and discusses material issues important to performance.

## **Introduction**

Achieving high-density connectivity with conventional I/O schemes presents a number of difficulties. All these schemes have, at their root, the concept of using a mechanical connection for signal transmission. To achieve reliable connections, the mechanical connection must be sufficiently compliant to withstand thermal cycling. Achieving a tight pitch, while maintaining compliancy is very difficult, as it usually results in a tall, thin, and thus relatively fragile and difficult-to-make mechanical structure. In addition, high density interconnect connections require greater smoothness and flatness of the surfaces being mated, often increasing their cost.

Transmission of digital (and many analog) signals do not require the DC and low frequency components. Thus the signals can be transmitted through series capacitors and transformers, no mechanical connection is needed. Previous efforts to explore capacitive coupling [1][2] have shown success but did not address issues such as how to connect power and ground.

An approach has been identified that solves this, and other, problems with AC coupling. The basic concepts are illustrated in the figures below. The first figure shows the physical structures. Half capacitors, or spiral inductors, are fabricated on the chip and the opposing chip or package surface. The chip side is covered with a thin overglass, to prevent accidental shorting. DC connections are provided through a dense field of conventional solder bumps. The bumps are buried either in the package or in the redistribution layer on the chip. This geometry brings the opposing half capacitors or spirals into close and controlled proximity.

The second figure shows equivalent circuits that can be enabled by these structures. Single-sided, partial and full differential can all be supported, with the normal tradeoffs. Inductive coupling provides the interesting potential for creating a differential circuit with only one pad per I/O.

This scheme has a number of advantages over the mechanical alternatives, including excellent compliance, good tolerance to temperature changes etc. It also permits high-speed signaling with excellent signal integrity.

## **Demonstrations**

In previous work, we have demonstrated the following:

- The basic feasibility of capacitive coupling to support multi-Gbps signaling.
- The feasibility of using buried solder balls to precisely control the spacing and alignment within the structure.

Details will be included in the full presentation.

## Performance and Materials Issues

The main factors that determine the performance limits of ACCI are as follows:

- *Capacitive Coupling.* The main issue is the series capacitance. Our models and experiments use a glass-air combination. Obviously a high-K dielectric underfill would be very desirable. Such a material would have to offer stress relief properties, and be compatible with IC processing, as it also replaces the overglass.
- *Inductive coupling.* To a first order signal integrity is dominated by the coupling coefficient,  $k$ .  $k > 0.9$  is desired. We are investigating high permeability materials that suit these planar structures and enhance coupling. Other important parameters are turns-ratio, and the frequency response as determined by parasitics.

## Acknowledgements

This work was supported by SRC under contract 99-NJ-722, NSF under grants EIA-9703090 and CCR-0219567, and USAF under F29601-03-2-0135.

## References

[1] Kühn, S. A., "Vertical Signal Transmission in Three-Dimensional Integrated Circuits by Capacitive Coupling", 1995 IEEE International Symposium on Circuits and Systems. ISCAS '95, vol 1, 1995, pp 37-40.

[2] D. Salzman, T. Knight, "Capacitively Coupled MultiChip Modules," Proc. 1994 IEEE Multichip Module Conference, pp. 487-494.

