Technical Report NCSU-ERL-95-26 (will also appear in DAC95)

## Performance Driven Global Routing and Wiring Rule Generation for High Speed PCBs and MCM

Sharad Mehrotra Paul Franzon, Michael Steer IBMCorporation Department of Electrical & Computer Engineering 11400 Burnet Road, Austin, TX 78758 North Carolina State University, Raleigh, NC 27695-7911

### Abstract

highly congested high speed MCMs and PCBs is performance.

#### 1 Introduction

In this paper, we address the problem of interconnect,. routing on a Printed Circuit Board (PCB) or Multichip plex models, on-line simulation becomes prohibitive. Module (MCM) under tight timing and noise ('signal 1 n In this paper, we present a new technique to accurately tegrity') constraints. The delay and noise characteristics of the interconnect are very sensitive to the interconnect segments. Hence in order to meet the timing and noise constraints into physical control of the interconnect segments. Hence in order to meet the timing and noise constraints ('wiring rules'). Asimulation based circuit char in order to meet the timing and noise constraints acterization technique is used to obtain easy to evaluate any order to meet the timing and noise constraints acterization technique is used to obtain easy to evaluate able (Some progress has been made for point to point net modeling in [4]). Hence the interconnect must be satisfied. Wrelength bounds are then generated evaluated using circuit simulation to accurately for these routing trees to meet the electrical constraints the signal delay and noise. This implies that the These bounds may be used by a detailed router even if generating constraints on net topology and wire the detailed router can not follow the paths suggested is quite difficult. is quite difficult.

Most current commercial tools require users to specify the physical constraints up-front for each branch of each net and then use a post-routing simulator to adjust Global Routing the constraints as necessary. This iterative approach is

award and by ARPA under contract DAAH04-94-G-003.

too time consuming and difficult in designs where there global routing problem is that of finding approxsupported by NSF under MIP-901704 and a Young Investigator imate paths for each net in the design, such that the paths are non-intersecting and satisfy the electrical constraints. The routing is performed on a channel intersection graph. The edges in the graph correspond to wiring channels, and the nodes correspond to intersection of channels and electrical pins. Since in PCBs and MCMs, the chip sizes and pin locations are fixed, such a

are many electrical constraints. Davidson & Katopis [1] suggest a technique in which polynomial equations are A new approach for performance-driven routing inted to simulation results to predict interconnect de- $\mathbf{pr}_{\mathbf{q}}^{\mathbf{pr}}$  In addition, the designer specifies the net topology sented. Global routing is employed to manage delay, the wirelength limits in order to manage signal insignal integrity and congestion simultaneously tegrity constraints. They point out the importance of connect performance prediction models are general ed constrained net topologies (Figure 1) to control rethrough simulations. The global routing results and noise. It is important to note that a Steiner tree performance prediction models are used to generate one of these allowed topologies. A similar approach bounds on the net lengths which can be used by a also used in [?]. Lee et. al. [7] describe a technique i detailed router to satisfy constraints on interconnect. Which wiring rules are generated by conducting a small number of simulations around a nominal design point, during design. An equation is fitted to these simulations and used to generate bounds for acceptable electrical behavior. Such 'on-line' simulation techniques require the

curate constraints on topology and wire length ('wiring generated a priori for each unique net topology in the rules') must be produced for each net. Good analytical

be satisfied. Wrelength bounds are then generated




Figure 1: Net Topologies

The global routing problem is optimally solved by finding a set of routing trees for each net in the design with high probability of meeting the electrical constraints, and then maximizing the routing objective function while satisfying the edge capacity constraints.

### 2.1 Integer Programming Formulation

The routing graph definition, the nets, routing trees for each net, and the associated benefit function fully specify a global routing problem. The routing problem can be formulated as an integer program, by associating an integer variablify with tree iT  $y_j$  is the number of wires in supernet j routed with tree i. Then the global routing problem is given by the following integer program

graph can all ways be constructed. The edges in the graphaxi mize  $\sum_{i=1}^{N} \sum_{j=1}^{i_L} b(i, j)_j y$  have a wiring capacity associated with them, which deter  $\sum_{i=1}^{N} \sum_{j=1}^{i_L} b(i, j)_j y$  mines the maxi minumber of wires that can be routed subject to  $\sum_{j=1}^{i_L} y_{ij} = d_i \qquad i = 1, \ldots, N$  through the corresponding wiring channel in the given technology. Edge lengths in the routing graph are  $\det_{i} \Pr_{i=1}^{i_L} eger$  if  $i = 1, \ldots, N$  is a subject to  $\sum_{i=1}^{N} \sum_{j=1}^{i_L} a_{ij}^k y_{ij} \le c_k \qquad k = 1, \ldots, M$  through the corresponding wiring channel in the given  $i = 1, \ldots, M$  in the routing graph are  $\det_{i} \Pr_{i=1}^{i_L} eger$  and  $i = 1, \ldots, M$  is a subject to  $i = 1, \ldots, M$ .

Once the routing graph is determined, the global router of wires in net i, is the number of routing problem can be formalized as follows [8]: An instance of wires in net i, is the number of routing of the global routing problem consists of a routing graph for net i, M is the number of edges in the graph, G = (V, E), with vertices V and edges E, and a set of i is a i is a i in a i in

wires. Each edge is labeled with a capacity c 
ewline E and edge length  $l : E 
ightharpoonup 
\frac{1}{2}R$  Net i has a multiplicity rumerous ways of solving integer programs, e.g. cutting  $d_i \ge 1$ . For each supernet  $i \in N$ , there is a set of admiss algorithms and branch and bound [8]. One method sible routes, or  $tr_i^1 e_i e_i s T$ . If Asolution to the global hat has been shown to be very effective for solving the routing problem is a set of admissible trees, one of the property of the supernet  $i \in N$ , there is a set of admissible trees, one of the property of the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  and  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  and  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  and  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  and  $i \in N$  are the supernet  $i \in N$  an

$$U(e) = \sum_{i \in N, t \in i_L, e \in T_i^t} y(i, t)$$

linear programming problem. If the solution of the lin(1) ear program is integral, then we have an optimal global routing. If not, then we need to transform it into an integer solution by rounding the non-integral values. In our will say have a large and the solutions the product to be integral.

The weights y(i, t) denote the number of wire xperience, almost all solutions turned out to be integer super-net i that are routed using tree t. The objective of ving the linear relaxation. This is primarily due function minimized over all such feasible solutions over he fight with the nets. Hence there was usudepending on the design problem. Some formulations yno need to round to an integer solution. In the few try to minimize wirelength, or the maximum ratio of these with non-integer solutions, a simple rounding led traffic on an edge to its capacity. The global routing overy few constraint violations, although the objective jective in this paper is to satisfy as many of the example if the first optimal constraints as possible, subject to the wiring capacity

constraints. To do this, a benefit function  $b: T \to \mathbf{3}^{Ris}$  circuit Characterization associated with each tree. b(i,j) reflects the likelihood of

satisfying the electrical constraints associated with net i when routed using tref. T Hence the objective of the global routing methodology depends critically on the having accurate measures of the interconnect performance that can be quickly evaluated at design time. A

$$B(T) = \sum_{i \in N_j \in i} b(i, j) \qquad (2) \text{ novel } s$$

(2) novel si mul ati on based circuit characterization technique

is employed for this purpose. A separate characterization is performed for each unique circuit topology. The objective of the characterization is to obtain a predict of function that can be used to accurately and quickly obtain circuit responses of interest (e.g. delay and reflection noise) of a generalized interconnect circuit topology, or a range of certain design variables, such as net length.

To obtain a characterization, we conduct a computer experiment in which samples are taken at different points in the 'design space', the dimensions of which are the design variables. Taking a sample is akin to performing a circuit simulation. The sampling method is a heuristic, multistage experiment (see Figure 2) that uses Latin Hypercube Sampling [9] in each iteration. Resampling after the first iteration depends on the evaluation of the prediction error, measured by cross-validation.

The predictor function is a data interpolant. Interpolation is performed using Moving Least Square Interpolation [6], on the simulated points. The predictor function is given in the following form

$$\phi(x) = \sum_{i=1}^{n} a_{i} \beta_{i}(x), \qquad (3)$$

where x is the vector of design variable,  $\beta$ ,  $\beta$ . are n linearly independent polynomials in x supplied by the user and the 'as are constants to be determined. Whenever  $\phi(x)$  is evaluated, Moving Least Squares are used to determine the a The a; 's are chosen so that a weighted sum of the error of prediction at all sample. The performance can be predicted using Moving Least points is minimized, and the predictor function exactly Interpolation (MLSI) on the set of simulated

The flow of the multistage experiment is given indigion error. The resampling threshold can be used as a ure 2. Simulations are first performed for a specified measure of the uncertainty in the characterization. The initial number of samples. For each of the initial lysam measure of the benefit function is given as: interpolates the sample points. validation. The cross-validation error is the difference  $B(x) = \prod_{i=1}^n P(\phi_i(x) \leq u, \phi_i(x) \geq i)$ between the actual response at a sample point mutual the response predicted by interpolating all the other same. The P() function can be defined as shown in Figure 3. ples at ix (assuming the response at x not known). If The P() function can be defined the error is large, it implies that the sample points delta function labeled (a) is: not predict ati. & Therefore, it is desirable to sample more points near u. These errors can be aggregated to  $P_i(x, u, l) = ex \frac{l_i r + \phi_i(x)}{p(e_i)}$   $\phi_i(x) \leq l$  identify regions where more samples are to be drawn. In  $exp(\frac{u_i - \phi_i(x)}{e_i})$   $\phi_i(x) \geq u$  the subsequent steps of the algorithm. Latin Hypercube  $exp(\frac{u_i - \phi_i(x)}{e_i})$   $\phi_i(x) \leq l$ the subsequent steps of the algorithm, Latin Hypercube sampling is carried out for all the regions where the error



is larger than a specified threshold.

The benefit function describes the likelihood of the sign  $\frac{P_i(x, u, l)}{1.0 + exp^{l(-\phi_i(x))}} \times \frac{1.0}{1.0 + exp^{l(-\phi_i(x)-u)}}$ nal integrity constraints being met by a certain routing tree of a given net. Since there is uncertainty in host he benefit function represented in Equation 6 length estimates for the routing trees, as well as winel persult in more conservative management of delay and formance estimates, the benefit function should account in the use of the benefit function in for these uncertainties. Equation 5.




Figure 2: Steps in sequential sampling.




Figure 3: Benefit Functions

where q is the error threshold in characterizing p

P() function labeled (b) is:

### 4 Tree Generation

trical performance can be captured in a piece-wise linear. The first step in solving the global routing problemocition, then the wiring rule can be generated directly to find a set of routing trees for each net that s[att3]s.f. However, such a global rule tends to be fairly conthe electrical constraints. There has been consistent was lieve and does not lead to routing completion [14]. research on tree generation algorithms in the pastheppliedal routing solution gives a good starting point marily focussed on the Steiner tree generation problem wiring rule generation as it gives a minimum length with the objective of minimizing total wirelength hat Res highly likely to produce a feasible route. If the cently, timing driven Steiner tree generation algorithms model rathed by expanding the design space around the global

delay of the tree using a distributed RC model or the illed solution.

more delay model. Again, these models are inadequative et.al. [7] have proposed a novel method for genfor predicting the delay for MCM and PCB intercorrating bounds on net lengths to meet electrical connect, which display significant inductive or transmissions. Their approach can be summarized as follows: line effects. It is quite difficult to have analytivate type of all electrical constraints, a feasible solution pressions relating delay and noise to the tree topology using semi-empirical formulas. Then a simulation wirelength, since free formrouting trees have tunper technique based on AWE [11] is used to calculate dictable characteristic impedance and discrete discontinitivities of the electrical performance to the ne nuities. Even for the simple wirelength minimization geths. Then the electrical performance is approximated jective, the optimal Steiner tree construction problem is a construction where initial values and the very hard. These two factors make the optimal tree postial derivatives were obtained from simulation. The struction problem totally intractable. Fortunately gethevalue of the net lengths is solved for by linear pronature of the problem allows us to do quite well guinthming for each performance separately, and then the heuristic solutions. Firstly, compared to on-chiol net on spaces are intersected to determine the intervals nets on a PCB or MCM have a smaller fanout. Sec-of consistency.

ondly, the routing resource use does not have to be after main drawback of this technique is that the sime solutely minimized. Hence the wirelength can be looked to cannot account for complex driver/receiver than optimal without resulting in a dramatic increass delta, and thus the initial solution may not be feasible. resource requirement. Thirdly, the noise and delta The order length bounds are generated disregarding the lems are well controlled if nets are routed in resonst taidnts induced by the board placement. Neverthetopologies. It turns out that generating routing essets he approach is quite attractive and can be extended in these restricted topologies is considerably easist enverrement these short comings, using the global routing a computational standpoint. Hence the freedomall desset ribed earlier to arrive at the initial solution. by relaxing the wirelength minimization objective, make in global routing leasible routing feasible routing trees is the note the electrical performance. Recall that the form key to constructing feasible routing trees is the note the left of lagent-nterpolant is:

erate routing trees in controlled topologies with small wirelength. These trees should then be checked against the characterizations of noise and delay to ensure that they meet the electrical constraints.

$$\phi(x) = \sum_{i=1}^{n} a_i(x) \beta(x)$$
 (7)

mance to the electrical constraints, describe a polytope

straint on each branch in the routing tree. If the elec-

For point-to-point nets, there is only one topowhogic  $\phi(x)$  is the predicted value for some electrical perway of constructing routing trees. Hence the shoptenence for net length vector x and  $\phi(x)$  e polynomial paths from the driver to the receiver need to be floanide functions. If the basis functions are chosen to be For multi-point nets, several topologies have been in x, then the form of  $\phi(x)$  is that of a local linear to have good delay and noise characteristics [1] as approximation. By choosing x as the global routed net in Figure 1. Several optimal and heuristic algorithms, we have a linear approximation of the interconfor generating short wirelength trees for point-toe point or mance near the likely design point. Note that and multi-point net topologies have been investignated extrical performance can be approximated in this The details of these are not included because of respect. So the minimum length constraints obtained limitations. For details, refer to [10].

from the global routed length and the constraints specified by equating the linear approximations of the perfor-

# 5 Rule Generation

over the space of net lengths. To obtain absolute bounds Wiring Rules are explicit constraints on the geometrhye net lengths a largest hyperrectangle has to be of the net, for example, a maximum and minimum confitted in this polytope. This can be achieved by linear

programming as presented in the next section.

#### 5.1 Formul ati on

Suppose that the net is described by a vector of physical  $design\ variables\ (x) = (x . . . d)x$  There are m electrical performances of interies.t. pm.p with upper and lower bounds, given by, u cdots m and  $l_1, cdots m$ . The The electrical performanç eiss papproximated by the predictor function  $\phi \sum_{i=0}^{d} a_{ij} x_i$  where  $x_0 = 1$ . The wiring rule generation problem is to fit a maximal hypercube in the polytope defined by the linear inequalities:

Figure 4: Placement for MOC1

$$egin{array}{lll} m{x}_i \geq m{x}_{\!\! ci} & i = \! 1, \, \ldots \, , \, d \ \sum_{i=0}^n a_{ij} m{x}_i \leq m{u}_j & m{j} = \! 1, \, \ldots \, , \, m{m} \ \sum_{i=0}^n a_{ij} m{x}_i \geq m{k} & m{j} = \! 1, \, \ldots \, , \, m{m} \end{array}$$

plane corresponding to the constraint  $x_i = x_i + x_$ straints is given as:

maxi mize 
$$r$$
  $x^0, r$  subject to the constraints  $d_n(x^0, \pi) \geq r, \qquad j=1, \ldots, d+2m$ 

There are d + 2m hyperplanes corresponding to the mance constraints. lower bound constraints from global routing and m upper bound performance constraints and m lower bound performance constraints.

$$\begin{array}{lll} \max & \min & \mathbf{z} & \mathbf{c} & \mathbf{r} \\ \boldsymbol{x}^0, & r & & \\ & \mathbf{s} \text{ ubj ect to the constraints} & & \\ \boldsymbol{x}_i^0 - \boldsymbol{x}_{ci} \geq r, & & i = 1, \dots, d \\ \sum_{i=1}^d a_{ij} \boldsymbol{x}_i^0 + r \sum_{i=1}^d a_{ij} \leq u_j - a_{0j}, & j = 1, \dots, m \\ \sum_{i=1}^d a_{ij} \boldsymbol{x}_i^0 - r \sum_{i=1}^d a_{ij} \geq \frac{1}{2} - a_{0j}, & j = 1, \dots, m \end{array}$$

$$egin{array}{lll} oldsymbol{x}_{ju} &=& oldsymbol{x} egin{array}{lll} oldsymbol{x} & oldsymbol{x} & oldsymbol{j} & oldsymbol{r} & oldsymbol{x} & oldsymbol{j} & oldsymbol{r} & oldsymbol{x} & oldsymbol{x} & oldsymbol{x} & oldsymbol{x} & oldsymbol{r} & oldsymbol{r} & oldsymbol{x} & oldsymbol{r} & ol$$

This problem has a similar flavor as the design tenminals. to our formulation.

#### 6 Results

wiring rule generation methodology. The netlist for two of the design examples were obtained from MCC and one from Intel Corporation. Each of these designs is done with only two signal wiring layers. Hence the global rout-The constraints bounding the polytope define hyper-ing procedure is quite applicable to these designs. The planes in R The hyperplane corresponding to the MCC design examples are for MCMs and the Intel examjth constraint is denoted For example the hyper-ple is for a PCB. The Intel design has timing constraints and also wiring rules given in [5]. There are no avail- $\pi_j \equiv \sum_{i=1}^d a_{ij} x_i = u_j - a_{0j}$ . Now the problem of fitting a ble timing constraints for the MCC design examples. maxi mal hypercube in the polytope defined by the combence these constraints were generated using statistical arguments. The only information available about these designs is the placement and a netlist. Hence the interconnect and driver/receiver models had to be assumed. Since the timing constraints were generated based on these same models, there is a fair basis for evaluating how well the global routing procedure is able handle per-

# MCC Design Example 1

This routing example has 37 gate arrays chips and 18 high density connectors on a 6 x 6 inch substrate. The net list contains 7114 signal nets and 14659 pins. There are two available signal layers. The placement for this  $x_i^0 - x_{ci} \ge r$ ,  $i = 1, \ldots, d$  example is shown in Figure 4. Two graph models were  $\sum_{i=1}^d a_{ij} x_i^0 + r \sum_{i=1}^d a_{ij} \le u_j - a_{0j}$ ,  $j = 1, \ldots, m$  generated for this design. The first mapped each chip  $\sum_{i=1}^d a_{ij} x_i^0 - r \sum_{i=1}^d a_{ij} \ge \frac{1}{2} - a_{0j}$ ,  $j = 1, \ldots, m$  and edge connector to one vertex in the channel graph, and had 64 vertices, 112 edges and 307 supernets. The If this programhas a solution, the maximum and mister ond model maps each chip edge to a separate vertex, i mumconstraints on the variablæræ simply given as and each edge connector to one vertex in the channel graph. The resulting graph has 332 vertices, 378 edges and 1200 super nets.

Al most all nets in this examples have only two or three No information about the driver/receiver tering problems considered in [2]. Hence a lot and dehs, package parasitics or the interconnect models extensions therein, e.g. variable scaling, are appeliaceable for this design, and hence had to be assumed. The interconnect model was a buried microstrip with 50 ohms characteristic impedance. Settling delay [3] to withing 8% of the supply voltage was chosen as the performance measure. Two different sets of timing con-

In this section, several design examples are given storsalhored were generated. Settling delay for the two and the effectiveness of the global routing procedure atmints theterminal nets was characterized using 75 and 150

samples respectively. Several routing experiments were run by varying the graph model routing topologies, number of routing trees, benefit function (ABS is the function shown in figure 3(a) and PROB is the one in figure 3(b)), channel capacities, and the timing constraints (Loose or Tight).

Table 1 gives a description and results of several studies performed for this design. The second last column gives the value of the objective function. The global routed lengths for each of the nets was simulated and the simulated delay was compared against the constraints. The last column shows the number of nets for which the simulated delay met the constraints. The total number of nets is 7114.

Table 1: Routing Experiments for MOC1

No.	Model	Slacks	Benefit	Objective	Good Nets
1	small	Loose	ABS	7108	7102
2	small	Tight	ABS	7104.1	7102
3	small	Tight	PROB	4808.3	7104
4	large	Tight	PROB	4665.3	7085
5	large	Tight	ABS	7093.5	7086

C448 C448 C272

Figure 5: Placement for MDC2

Table 2: Routing Experiments for MCC2

No.	Slacks	Trees	Objective	Good Nets
1	Tight	chain	767. 25	734
2	Loose	chain	786. 32	760
3	Tight	stubs	765. 69	753
4	Loose	stubs	796.0	793

ably, as each stub introduces an extra characterization variable. The important fact is that the characterizations are done a priori, and do not prolong the design

The last design example is of the Intel Pentium Board Design. Figure 6 shows the component placement for

the PCI set ISA Reference Design PCB Layout, and fig-

The routing results indicate that the combination of the global routing and characterization gives a very good indication of successful design completion under signal integrity and congestion constraints. In the wor 6:3 castentel Pentium Board Design 98.5% of the nets were successfully routed.

## 6.2 MCC Design Example 2

The second design example is another MCMdesign from ure 7, the corresponding channel graph. Only the Pen-MCC. It consists of 6 chips, 765 I/O pins and contains SRAMs and the PCMC are shown in this place-are 2496 pins total, 2043 of which are signal pins. There are two signal layers speed (66 MHz) signals on it. and separate power and ground layers. Figure 5 shows the design space for each of the net the placement for this example. The channel graph has space from simulation. Design rules were generated for nets is 119. The routing problem is particularly difficult using the rule generation methodology. 3 of because of the multi-pin nets in the design. The inter-

From the routing results, it is seen that the design constraints were quite well satisfied with the global routing procedure. In the worst case, 92.2% of the nets were successfully routed. Also notice, that the routing results improve considerably when stubs are introduced in the routing trees in a controlled manner. There is, however, a direct tradeoff present here. Stubs do improve routing congestion, and create shorter routing trees. However,

connect, package and driver/receiver models used were the same as those for the first example. Several routing

experiments were undertaken, as summarized in table 2

C3 C4 LBX2

C1 C2 LBX1

Pentium PCMC

the time taken for characterization increases considergure 6: Placement for Intel PentiumBoard




Figure 7: Channel Graph for PentiumBoard

speed PCBs.

# Acknowl edgments

The authors wish to thank Slobodan Simovich for his contributions to the circuit characterization work.

### References

[1] E. E. Davidson and G. A. Katopis. Package Electrical Design. In R. R. Tummala and E. J. Rymaszewski, editors, Microlectronics Semiconductor Handbook, chapter 3. Van Nostrand Reinhold, 1989.

[2] S. W. Director, W. Maly, and A. J. Storjwas. VLSI

the nets in this design have no rules. This is because besign for Manufacturing: Yield Enhancement. Kluwer global routed length for these nets did not meet the del Academic Publishers, 1990. constraint. The reason for this is that the edge lengths. Franzon. Chapter 11. In D. A. Doane and P. D. in this graph were such that they may overestimate the Franzon, editors, Multichip Module Technologies and Alactual routed lengths in some cases. The efficacy of the efficacy of the efficacy. The Basics. Van Nostrand Reinhold, 1992. design rules was measured by the safeness coeffcient as Gupta and L. T. Pillage. OTTER: Optimal termidescribed in [13]. Almost all design rules were 100% safe in fation of transmission lines excluding radiation. In Prowith the worst coefficient being 72%. For more details ceedings of the 31st DAC, pages 640-645, 1994. please see [10].

- [5] Intel Corporation. Pentium Processor/82430 PCIset Open Design Guide, 1993.
- Table 3: Constraints for Intel PentiumDesign [6] Peter Lancaster and Kestutis Salkauskas. Curve and surface fitting: An introduction. Academic Press, 1986.
  - [7] J. B. Lee, E. B. Shragowitz, and D. Poli. Bounds on net lengths for high speed PCBs. In Proc. of ICCAD, pages 73-76, 1993.
  - [8] Thomas Lengauer. Combinatorial Algorithms for Integrated Circuit Layout. John Wiley and Sons, 1990.
  - [9] M. D. McKay, R. J. Beckman, and W. J. Conover. A comparison of three methods for selecting values of input variables in the analysis of output from a computer code. Technometrics, 21(2):239-245, May 1979.
  - [10] Sharad Mehrotra. Automated synthesis of high speed digital circuits and package-level interconnect. PhD thesis,

North Carolina State University, 1994.

routing: A deterministic approximation. Algorithmica,

A methodology for automated  $\overset{ ext{OSS}}{ ext{simulation-based}}$  electrical characterization and design of high-speed systems. PhD thesis, North Carolina State

Net Class	Design Space (m)	Delay (ns)
Pentium-PCMC	$0.0 \leq b \leq .165$	7.49
PCMC- Pentium	$0.058 \leq b \leq 1.02$	7. 82
PCMC-LBX	$0.0 \leq b \leq .20$	10.61
	$0.0 \leq l \leq .14$	11.6
Data Bus	$0.0 \leq b \leq .12$	1.94
	$0.0 \leq l \leq .11$	1.42
Addr. Bus	$0.0 \leq b \leq .11$	6. 58
	$0.0 \leq l \leq .12$	10.15

#### 7 Di sucssi on

The strength of the approach described above liestlief. T. Pillage and R. A. Rohrer. Asymptotic Waveform developing models of interconnect performance offling valuation form timing analysis. *IEEE Trans. on CAD*, The global routing and rule generation procedures argepp. 352-366, 1990. typically quite fast. The tree generation procedure was Raghavan and C. D. Thompson. Multiterminal global the most time consuming, taking about 10 CPU minutes for the largest routing problem discussed above73-82, 1991. The time taken for the characterization methodology described here depends on the nature of the response and S. Simovich, S. Mehrotra, P. Franzon, and M. Steer. Belay and reflection noise macromodeling for signal inalso the number of design variables. The largest net legity management of pcbs and mcms. IEEE Trans. on the examples above required several hundred si mulations PMT, 17(1):15-21, 1994. for an accurate model. Again, the characterization is performed before detailed design, and can be reused act several designs.

In conclusion, the combination of global routing, curiversity, 1994. cuit characterization and rule generation described here provides a complete solution path for meeting tight pechip Modules. Kluwer Academic Press, 1993. for mance constraints in layout design for MCMs and high