# Deterministic Nanowire Fanout and Interconnect Without Any Critical Translational Alignment

Neil H. Di Spigna, Student Member, IEEE, David P. Nackashi, Christian J. Amsinck, Student Member, IEEE, Sachin R. Sonkusale, Student Member, IEEE, and Paul D. Franzon, Fellow, IEEE

Abstract—Interfacing the nanoworld with the microworld represents a critical challenge to fully integrated nanosystems. Solutions to this problem have generally required either nanoprecision alignment or stochastic assembly. A design is presented that allows complete and deterministic fanout of regular arrays of wires from the nano- to the microworld without the need for any critical translational alignment steps. For example, deterministically connecting 10-nm wires directly to 3- $\mu$ m wires would require a translational alignment to within only about 6  $\mu$ m. The design also allows for nanowire interconnect and is independent of the technology used to fabricate the nanowires, enabling technologies for which alignment remains very challenging. The impact of potential fabrication errors is analyzed and a structure is fabricated that demonstrates the feasibility of such a design.

*Index Terms*—Alignment, crossbar architectures, fanout, interconnect, nanoscale interfacing, nanotechnology.

## I. INTRODUCTION

THE ABILITY TO fabricate wires at a nanoscale pitch has advanced tremendously in recent years. Whether through photolithography, electron and ion beam lithography, scanning probe lithography, edge-based lithography, nanoimprint lithography, or self-assembly, wire pitches at the nanoscale have been demonstrated [1]–[9]. One challenge that still remains is connecting to these nanowires. Physically interfacing the nanoworld with the microworld presents a critical challenge for testing, nanocomputing, and fully integrated nanosystems [4], [10], [11]. Successful interface strategies require physical connection to the nanoworld without compromising functional density. This typically requires both limiting the frequency of this interface as well as connecting a large set of nanowires with a smaller set of microwires [12].

Several innovative techniques have been proposed as potential solutions to this challenge. Zhong *et al.* have demonstrated an approach based on chemically modified crosspoints in a nanowire FET crossbar architecture to achieve decoded nanowire addressing [10]. Ziegler and Stan have proposed a crossbar architecture in which nanowires and microwires are separately etched [13]. DeHon has proposed the use of nanoscale vias combined with customizable nano-via decoding

The authors are with the Department of Electrical and Computer Engineering at North Carolina State University, Raleigh, NC 27695 USA (e-mail: nhdispig@ncsu.edu).

Digital Object Identifier 10.1109/TNANO.2006.876926

patterns [11]. Alternatively, in hopes of avoiding lithographic processes to pattern nanoscale features, DeHon *et al.* have proposed a stochastic architecture in which controlled doping profiles of silicon nanowire FETs are used for addressing [14]. Another stochastic approach would be Williams and Kuekes' proposed random assembly of functionalized gold particles in between micro- and nanowires, followed by discovery of the existing address space [15]. Generally, these solutions have required either nanoprecision alignment, which remains very challenging, or stochastic assembly, which can result in incomplete connectivity.

In this paper, a simple approach is presented that permits fully deterministic cross connect of orthogonal wiring arrays without the need for nanoprecision alignment. It is independent of the technology used to fabricate the nanowires, enabling interconnect and fanout for technologies in which alignment remains very challenging, such as in nanoimprint lithography [16], [17]. The design exploits the system geometry, particularly angles, to solve the problem of pitch reduction, a common theme of several approaches [13], [18]. However, no restrictions are placed on the minimum size of the nanowire pitch. Rather than mask alignment precision, the challenge of pitch reduction is shifted to the ability to fabricate structures at the micrometer scale. In addition, the process is relatively simple and is presented from a fabrication perspective, critically addressing the effect of potential processing errors on the structure. A demonstration of this concept has been fabricated and characterized.

## II. THEORY

#### A. Design and Novelty

The basic process flow, shown in Fig. 1, begins with fabrication of the nanowire array at a target spacing and wire width  $s_1$  and  $w_1$ , respectively. The wires are then covered with a thin insulator. A cut is made in the insulator at a target angle to the nanowires,  $\phi$ , and with a target cut width  $w_c$ . Finally, perpendicular connecting wires are fabricated at a target spacing and wire width  $s_2$  and  $w_2$ , respectively. Ideally, each nanowire is connected to exactly one connecting wire.

The novelty of this design is that there exists a set of values for the physical dimensions of the system such that the two orthogonal wire arrays can connect without any critical x-y alignment, as demonstrated in Fig. 2. In this example, the connecting wires are increasingly "misaligned" in the horizontal direction. The first system depicts a configuration in which microwire  $m_1$ connects nanowire  $n_1$ ,  $m_2$  connects  $n_2$ , and  $m_3$  connects  $n_3$ . As shown in the second system, a slight misalignment of the microwires has no affect on the connectivity of the system. In the

Manuscript received January 17, 2006; revised March 11, 2006. This work was supported in part by the U.S. Department of Defense under Defense Advance Research Projects Agency (DARPA) Grant N00014-01-1-0657 and Grant F29601-00-D-0244. The review of this paper was arranged by Associate Editor D. Frank.



Fig. 1. Basic process flow: (a) fabricate nanowire array; (b) cover with insulator; (c) open cut in insulator; and (d) fabricate connecting wire array.



Fig. 2. Demonstration of novelty. As the connecting wires are increasingly "misaligned" from (a) to (c), the system remains one-to-one connected.

final system, the wires are "misaligned" beyond a certain tolerable allowance, resulting in an alternate configuration in which an additional microwire  $m_0$  connects  $n_1$ ,  $m_1$  now connects  $n_2$ , and  $m_2$  now connects  $n_3$ . By padding with extra wires, e.g.,  $m_0$ , complete connectivity can still be guaranteed despite any gross misalignment. Thus, complete cross connect of regular arrays of wires can be achieved without the limitation of any critical x-y alignment.

## B. Unique Connectivity

Only systems whose geometry meets a certain set of criteria will be able to exploit the novelty of this design. The fundamental equation relating the two wire array pitches and the insulator cut angle is

$$\phi = \tan^{-1} \left( \frac{s_1 + w_1}{s_2 + w_2} \right). \tag{1}$$



Fig. 3. Connecting wire width versus insulator cut angle ( $\phi$ ) for a nanowire width of 10 nm. The insulator cut angle is governed by the desired application.

Investigating the relationship between the size of the connecting wires and the insulator cut angle helps to illustrate the versatility of this structure. Fig. 3 depicts this relationship for an assumed nanowire width of 10 nm. Choosing the appropriate insulator cut angle depends upon the desired connecting wire width. To fan out from 10-nm wires to wires greater than 100 nm in width, cut angles less than 5° would be necessary. Alternatively, at a cut angle of 45°, the two sets of wires would have equivalent dimensions and nanowire interconnect is achieved. Thus, the desired application of this design governs the choice of the cut angle. It is important to note that as the connecting wire width increases, the nanowires must run defect free over relatively longer distances. Thus, there exists a tradeoff between full fanout and the ability to fabricate long nanowire arrays. Hierarchical application of this technique is one way to balance this tradeoff.

Guaranteeing one-to-one connectivity introduces two additional criteria: to avoid shorts, no connecting wire can contact multiple nanowires, and to avoid opens, each connecting wire has to contact at least one nanowire. From these requirements, the optimal connecting wire dimensions necessary to guarantee unique connectivity are derived

$$s_{2\_opt} = \frac{w_c}{\sin\phi} + \frac{w_1}{\tan\phi}, \quad w_{2\_opt} = \frac{s_1}{\tan\phi} - \frac{w_c}{\sin\phi}.$$
 (2)

#### C. Deterministic Connectivity

Fabricating the optimal dimensions guarantees that the system will be uniquely connected, but there is no guarantee on what that connectivity will be. In fact, in the example given to demonstrate the novelty of this design, the connectivity of the system changed after a certain "tolerable allowance" in the alignment. Microwire  $(m_i)$  no longer connected nanowire  $(n_i)$ , but rather nanowire  $(n_{i+1})$ . This is adequate for applications that simply require complete connectivity, or for those in which the resulting connectivity can be discovered postfabrication or reconfigured, but *not* for applications in which a predetermined connectivity is required. Deriving this alignment tolerance, given below for both the cut and connecting wires, is essential to establishing the alignment boundaries of the target connectivity.

$$\operatorname{Cut}_{\operatorname{Align}_{\operatorname{Tol}}} = s_1 + s_2 \tan \phi - \frac{w_c}{\cos \phi} \qquad (3)$$

ConnectingWire\_Align\_Tol = 
$$\frac{s_1}{\tan \phi} + s_2 - \frac{w_c}{\sin \phi}$$
. (4)

These two variables form an alignment window that dictates the connectivity of the system. Targeting the center of this window will result in the maximum contact area between the connecting wires and the nanowires. The cut alignment tolerance represents the maximum vertical offset of the cut before connecting wire  $(m_i)$  would connect to nanowire  $(n_{i\pm 1})$  rather than nanowire  $(n_i)$ . Fortunately, as long as the cut is made to intersect each of the nanowires, any misalignment in the cut can be compensated for during alignment of the connecting wires. This effectively eliminates any critical restriction on the cut alignment.

The connecting wire alignment tolerance represents the maximum horizontal offset before connecting wire  $(m_i)$  would connect nanowire  $(n_{i\pm 1})$ . Its impact is significantly different depending upon the application of the structure: fanout from the nano- to the microworld ( $\phi < 5^{\circ}$ ) or nanowire interconnect  $(\phi \approx 45^{\circ})$ . The allowable tolerance is very small for nanowire interconnect applications, suggesting that predetermined connectivity may not be achievable, but complete connectivity can still be obtained through the padding of additional wires. Alternatively, the connecting wire alignment tolerance becomes very large for fanout applications and is generally on the order of the connecting wire pitch,  $s_2 + w_2$ . This implies that connecting micrometer-scale wires to target nanowires requires only a micrometer-scale precision alignment. For example, connecting 10-nm wires directly to 3- $\mu$ m wires separated by about 3  $\mu$ m would only require translational alignment precision to within about 6  $\mu$ m. Thus, for fanout applications, it is possible to guarantee both complete and deterministic connectivity. This represents another significant feature of this design: that "nano-alignment" can be achieved at the micrometer scale.

## D. Effects of Potential Fabrication Errors

In practice, the fabricated connecting wire dimensions will be different than the targeted optimal dimensions due to processing issues such as etch or develop biases. This will not impact the total connecting wire pitch  $(s_2 + w_2)$ , but it will change the distribution of that pitch into the spacing and wire width. When  $w_2$  is fabricated to the optimal dimension, the probability for either an open or a short is zero, thus the novelty of the design. If the connecting wires are fabricated thicker/thinner than targeted, then there exists some probability for a short/open, given below:

$$P_{\text{short}} = \begin{bmatrix} 0 & w_2 \le w_{2\_opt} & \frac{w_{2\_opt} - w_2}{s_2 + w_2} \\ \frac{-(w_{2\_opt} - w_2)}{s_2 + w_2} & w_2 > w_{2\_opt} & 0 \end{bmatrix} = P_{\text{open}}.$$

Now consider offsets in the cut width or in the nanowire dimensions, which would alter the target optimal dimensions of the connecting wires. These offsets can be compensated for during fabrication of the connecting wires simply by targeting the altered optimal dimensions.

The probability for a short or open derived above is dependent upon the alignment. Continuing with the working example, suppose that the target 3- $\mu$ m connecting wires were actually fabricated to be 3.3  $\mu$ m wide. This would result in a 5% chance of a system short. Fortunately, when fanning out from the nanoto the microworld, it was shown that the alignment tolerance is on the order of the connecting wire pitch. In this example, one would still have a 5.7- $\mu$ m alignment window to avoid shorts. Thus, these errors have minimal impact on fanout applications, since the alignment tolerance is very large, and the percentage error would be relatively small. For nanowire interconnect applications, however, these probabilities could surface as yield hits.

Another potential fabrication error that must be considered is the effect of rotational misalignment on the system. Although any translational alignment is eliminated, rotational alignment of the insulator cut, Fig. 4(a), and the perpendicular connecting wires, Fig. 4(b), is still necessary.

The cut should be made at the angle  $\phi$  derived in (1), and the connecting wires should be made perpendicular to the nanowires. To analyze the impact of deviation from these angles, the conditions in which a single open or short first occurs was derived for both rotational misalignments. Angular offset from the target cut angle is denoted by  $\theta$ , whereas angular offset from perpendicular connecting wires is denoted by  $\tau$ . A summary of the results can be seen in Fig. 5, which compares the rotational misalignment before a single open/short occurs for both  $\theta$  and  $\tau$  over various cut angles to achieve a desired system size. The system size is defined as the number of nanoto microwire connections. As expected, the rotational misalignment tolerance falls off with increasing system size. At smaller cut angles, there is significantly more tolerance for rotational misalignment of the connecting wires than there is for deviance from the cut angle. As one approaches nanowire interconnect applications  $\phi = 45^{\circ}$ , the two cases converge. Thus, the best case for rotational misalignment of the cut is only equal to the worst case for rotational misalignment of the connecting wires. This implies that the cut rotational alignment is more critical, and represents the greater limitation to the scalability of this structure for fanout applications. However, it is important to note that any rotational misalignment between the two sets of orthogonal wires can adversely impact pitch reduction interface



Fig. 4. Rotational misalignment of: (a) the insulator cut (offset from target cut angle is defined as  $\theta$ ) and (b) connecting wires (offset from orthogonality is defined as  $\tau$ ).



Fig. 5. Rotational alignment tolerance versus log (system size). This figure compares the tolerable rotational misalignment for both angular offset  $\tau$  from the desired perpendicular orientation of the connecting wires, and angular offset  $\theta$  from the target cut angle,  $\phi$  for three different cut angles ranging from fanout to nanowire interconnect. The tolerance is defined as the maximum angular offset in which the first open/short occurs. As the number of nano- to microwire connections increases, the rotational alignment tolerance decreases.

strategies. Fortunately, using alignment marks placed towards the edge of large wafers, relatively precise rotational alignment can be achieved.

## III. FABRICATION AND CHARACTERIZATION

Structures demonstrating this concept were fabricated on top of a 1000-Å-thick silicon dioxide film, thermally grown on a 4" (100) p-type, 1–10 ohm-cm silicon wafer. An i-Line GCA 800 DSW wafer stepper was used to pattern 600-nm "nanowires." The wires were formed using a bilayer resist stack for liftoff patterning of a 350-Å layer of gold on top of a 50-Å adhesion layer of titanium. Honeywell Accuglass 111 Spin-On Glass was applied and then annealed at 300 °C to form a 1500-Å interlevel dielectric. The oxide cut was patterned, followed by an anisotropic reactive ion etch (RIE) of the underlying dielectric. Finally, the connecting wires were fabricated by depositing 75 Å of titanium and 925 Å of gold, once again patterned using a liftoff process. The structures yielded wafer scale, an example of which is shown in Fig. 6.

From this figure it is apparent that each connecting wire connects one and only one "nanowire." This is further evidenced by the current–voltage characteristics shown in Fig. 7. Target



Fig. 6. Fabrication of proof-of-concept structure. This SEM shows that each vertical connecting wire connects one and only one horizontal "nanowire."

connections are made successfully while nontarget connections remain electrically isolated. Conductivity differences between the target connections are caused by the wire resistance of the "nanowires." Due to the angle of the cut, the connections to each "nanowire" are at different distances from the probe pads. Overall, each intended connection resulted in ohmic contact, while each unintended connection remained electrically isolated, successfully demonstrating the utility of this structure for fanout applications.

Scaling the "nanowires" into the nano regime should have no theoretical impact on the design, thus allowing 600-nm wires to be fabricated for the proof-of-concept structure. However, there are some practical issues that need to be considered as the nanowires are more aggressively scaled, the first of which is contact resistance. Clearly, the novelty of this design is such that a structure can result in which the connecting wires are only infinitesimally contacting the nanowires. This possibility is unavoidable, but as previously mentioned, it can be mitigated by targeting the center alignment, and thus the maximum contact area. In addition, ensuring that the insulator cut is completely opened is essential to reducing the contact resistance.

Another issue to consider when scaling to the nano regime is any nonuniformity in the nanowire width. Oftentimes nanowires are fabricated with some degree of width and spacing nonuniformity [19], [20]. It is unlikely that this will have any significant impact on the connectivity of the structure, causing only random individual shorts or opens. Any full-scale connectivity effects



Fig. 7. Current-voltage characteristics. The target connections are made successfully while the nontarget connections remain electrically isolated.

can be modeled using the probability analysis for nontarget optimal dimensions considering the average deviation caused by the imperfections in the nanowire fabrication.

Finally, it was stated that successful interface strategies require both physical connection to the nanoworld and retention of functional density. This latter requirement can often involve connecting a larger set of nanowires with a smaller set of microwires. Although it is not the goal of this paper, there is nothing intrinsic about this design that would prevent some form of decoding. An extension of this technique using multiple cuts with active elements at the cross points could accomplish decoding. A simpler solution would be to separate the pitch reduction from the decoding and program the latter into the nanowire crossbar fabric, as previously suggested [13].

### IV. CONCLUSION

A design was presented that allows complete and deterministic fanout from the nano- to the microworld without the need for any critical translational alignment. Deterministically connecting microwires to nanowires requires only a micrometer-scale alignment. The effects of potential fabrication errors were analyzed and offsets from the optimal dimensions were shown to have minimal impact on fanout applications, although such errors could surface as yield hits for nanowire interconnect applications. Rotational misalignment of the cut was shown to be the ultimate limitation to the scalability of this design. A proof-of-concept structure was fabricated and characterized, showing the feasibility of this design for fanout and interconnect applications, and practical issues involved with further scaling of the design were addressed.

### ACKNOWLEDGMENT

The authors have benefited greatly from discussions with Dr. G. Yu and Dr. S. Mick.

#### REFERENCES

 B. D. Gates, Q. Xu, C. Love, D. B. Wolve, and G. M. Whitesides, "Unconventional nanofabrication," *Annu. Rev. Mater. Res.*, vol. 34, pp. 339–372, 2004.

- [2] Y. Xia, J. A. Rogers, K. E. Paul, and G. M. Whitesides, "Unconventional methods for fabricating and patterning nanostructures," *Chem. Rev.*, vol. 99, no. 7, pp. 1823–1848, 1999.
- [3] S. Hong, J. Zhu, and C. A. Mirkin, "Multiple ink nanolithography: toward a multiple-pen nano-plotter," *Science*, vol. 286, pp. 523–525, Oct. 1999.
- [4] N. A. Melosh, A. Boukai, F. Diana, B. Gerardot, A. Badolato, P. M. Petroff, and J. R. Heath, "Ultrahigh-density nanowire lattices and circuits," *Science*, vol. 300, pp. 112–115, Apr. 4, 2003.
- [5] S. Sonkusale, C. J. Amsinck, D. P. Nackashi, N. H. Di Spigna, D. Barlage, M. Johnson, and P. D. Franzon, "Fabrication of wafer-scale, aligned sub-25 nm nanowires and templates using planar edge defined alternate layer (PEDAL) process," *Physica E, Low Dimens. Syst. Nanostruct.*, vol. 28, no. 2, pp. 107–114, Jul. 2005.
- [6] Y. Xia and G. M. Whitesides, "Soft lithography," Annu. Rev. Mater. Sci., vol. 28, pp. 153–184, 1998.
- [7] M. Colburn, S. Johnson, M. Steward, S. Damle, T. Bailey, B. Choi, M. Wedlake, T. Michaelson, S. V. Sreenivasan, J. Ekerdt, and C. G. Willson, "Step and flash imprint lithography: a new approach to highresolution patterning," *Proc. SPIE*, vol. 3676, pp. 379–389, Mar. 1999.
- [8] S. Y. Chou, P. R. Krauss, and P. J. Renstrom, "Nanoimprint lithography," J. Vac. Sci. Technol. B, vol. 14, no. 6, pp. 4129–4133, Nov./Dec. 1996.
- [9] C. R. K. Marrian and D. M. Tennant, "Nanofabrication," J. Vac. Sci. Technol. A, vol. 21, no. 5, pp. S207–S215, Sep./Oct. 2003.
- [10] Z. Zhong, D. Wang, Y. Cui, M. W. Bockrath, and C. M. Lieber, "Nanowire crossbar arrays as address decoders for integrated nanosystems," *Science*, vol. 302, pp. 1377–1379, Nov. 21, 2003.
- [11] A. DeHon, "Array-based architecture for FET-based, nanoscale electronics," *IEEE Trans. Nanotechnol.*, vol. 2, no. 1, pp. 23–32, Mar. 2003.
- [12] M. R. Stan, P. D. Franzon, S. C. Goldstein, J. C. Lach, and M. M. Ziegler, "Molecular electronics: From devices and interconnect to circuits and architecture," *Proc. IEEE*, vol. 9, no. 11, pp. 1940–1957, Nov. 2003.
- [13] M. M. Ziegler and M. R. Stan, "CMOS/nano co-design for crossbarbased molecular electronic systems," *IEEE Trans. Nanotechnol.*, vol. 2, no. 4, pp. 217–230, Dec. 2003.
- [14] A. DeHon, P. Lincoln, and J. E. Savage, "Stochastic assembly of sublithographic nanoscale interfaces," *IEEE Trans. Nanotechnol.*, vol. 2, no. 3, pp. 165–174, Sep. 2003.
- [15] S. Williams and P. Kuekes, "Demultiplexer for a molecular wire crossbar network," U.S. Patent 6 256 767, Jul. 3, 2001.
- [16] S. Zankovych, T. Hoffmann, J. Seekamp, J.-U. Bruch, and C. M. Sotomayor Torres, "Nanoimprint lithography: Challenges and prospects," *Nanotechnology*, vol. 12, pp. 91–95, 2001.
- [17] C. M. Sotomayor Torres, S. Zankovych, J. Seekamp, A. P. Kam, C. Clavijo Cedano, T. Hoffmann, J. Ahopelto, F. Reuther, K. Pfeiffer, G. Bleidiessel, G. Gruetzner, M. V. Maximov, and B. Heidari, "Nanoimprint lithography: an alternative nanofabrication approach," *Mater. Sci. Eng. C*, vol. 23, pp. 23–31, 2003.
- [18] D. B. Strukov and K. K. Likharev, "CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices," *Nanotechnology*, vol. 16, pp. 888–900, 2005.

- [19] Y. Sun and J. A. Rogers, "Fabricating semiconductor nano/microwires and transfer printing ordered arrays of them onto plastic substrates," *Nano Lett.*, vol. 4, no. 10, pp. 1953–1959, 2004.
- [20] M. P. Zach, K. Inazu, K. H. Ng, J. C. Hemminger, and R. M. Penner, "Synthesis of molybdenum nanowires with millimeter-scale lengths using electrochemical step edge decoration," *Chem. Mater.*, vol. 14, pp. 3206–3216, 2002.



**Christian J. Amsinck** (S'01) received the B.S and M.S. degrees in computer engineering from North Carolina State University, Raleigh, in 2000 and 2001, respectively. He is currently working toward the Ph.D. degree in computer engineering at North Carolina State University; his research area is in molecular electronics.

Mr. Amsinck received the departmental outstanding computer engineering graduate award in 2000, and is a member of Phi Kappa Phi.



Neil H. Di Spigna (S'02) received the B.S. degree majoring in applied physics, computer science and mathematics from the State University of New York, Geneseo, in 1999, the M.S. degree in electrical and computer engineering from Duke University, Durham, NC, in 2001 and the Ph.D. degree in electrical engineering from North Carolina State University, Raleigh, in 2006.

His research is in the area of molecular electronics, nonvolatile memory, and nano-interconnect structures.



**David P. Nackashi** received the B.S. degree in electrical engineering from the Georgia Institute of Technology, Atlanta, in 1993 and the M.S. degree in computer engineering and the Ph.D. degree in electrical engineering from North Carolina State University, Raleigh, in 1999 and 2004, respectively.

Before his graduate studies, he worked at Alcatel Telecom, Raleigh, on the development of an OC-48 SONET Multiplexer. He is currently a cofounder of a startup that designs and manufactures advanced support films for electron microscopy for both materials

and life science applications.



Sachin R. Sonkusale (S'04) received the B. Tech degree in electrical engineering from Indian Institute of Technology, Kanpur, in 2000 and the M.S. degree in electrical engineering from North Carolina State University, Raleigh, in 2002. He is currently working toward the Ph.D. degree in electrical engineering at North Carolina State University, working in the field of nanofabrication of nanowires and nanostructures.

**Paul D. Franzon** (S'85–M'88–SM'99–F'06) received the Ph.D. degree from the University of Adelaide, Adelaide, Australia, in 1988.

He is currently an Alumni Distinguished Professor at North Carolina State University, Raleigh. He has also worked at AT&T Bell Laboratories, DSTO Australia, Australia Telecom, and Communica Ltd. His current interests center on the technology and design of complex systems incorporating VLSI, MEMS, advanced packaging, and molecular computing. Application areas currently being explored include novel

advanced packaging structures, network processors, SOI baseband radio circuit design for deep space, on-chip inductor and inductance issues, RF MEMS, and moleware circuits and characterization. He has led several major efforts and published over 120 papers in these areas.

Dr. Franzon received the NSF Young Investigators Award in 1993 and was selected to join the North Carolina State University Academy of Outstanding Teachers in 2001.