

# Buried Bump and AC Coupled Interconnection Technology

Stephen Mick, Lei Luo, John Wilson, and Paul Franzon, *Senior Member, IEEE*

**Abstract**—A novel physical structure, buried solder bumps, is introduced that solves the compliance problems that exist in scaling present area array technologies to ever-higher densities. In this technique, buried bumps provide dc connections between integrated circuits and substrates and ac coupled interconnections provide paths for ac signals across the same interface. This approach requires co-design of packaging and circuits and meets the growing demands for both interconnect density and bandwidth. AC coupled interconnection arrays can be built with pitches for ac signals below 100  $\mu\text{m}$  and data rates of 6 Gb/s per I/O. This paper presents the physical and circuit aspects of this work as well as measured results from capacitively-coupled circuits fabricated in Taiwan semiconductor manufacturing Company (TSMC) 0.35- $\mu\text{m}$  technology. Simulated results from capacitively-coupled circuits in TSMC 0.18  $\mu\text{m}$  are also presented.

**Index Terms**—Capacity-coupled circuits, coupled interconnections, integrated circuits, I/O, solder bumps.

## I. INTRODUCTION

THE DEMAND is increasing rapidly for high density, high bandwidth off-chip input/output (I/O). Though the average densities implied by the NTRS are not too different from solder bump densities achievable today, the peak I/O densities in future products are seen to pose manufacturing, test and cost barriers to existing methodologies [1].

Many researchers are addressing the need for increased I/O density by trying to find methods to manufacture cost-effective, reliable solder bump interconnections with a pitch of 100  $\mu\text{m}$  or less. However, there are many known difficulties with achieving such pitches [2]–[4]. A new process presented here uses buried solder bumps in conjunction with ac coupled interconnects to solve the problems introduced by continually shrinking the size and pitch of solder connections with current solder bump technologies.

In addition to increasing I/O density, a number of circuit design researchers are trying to develop methods to increase the bandwidth of each I/O by building new circuit topologies capable of multigigabits-per-second signaling. Approaches being explored include source-synchronous techniques to limit the effects of clock skew [5]; small-swing differential techniques to improve toggle rate and power-per-bit [6]; and equalization to

compensate for the skin effect [6]. The ac coupled interconnection approach presented here and used in conjunction with buried solder bumps enables data rates of up to 6 Gb/s per I/O.

## II. BURIED BUMP TECHNOLOGY

A common aspect to many of the research programs aimed at increasing the density of I/Os is the dependence upon a direct, mechanical path for every I/O. One way around the mechanical limitations of decreasing the size and pitch of direct connections is to employ a contacting technology only where dc signals need to be communicated between a chip and substrate. A noncontacting technology such as capacitive coupling can then be used for signals that carry ac information. By removing the need for a direct, physical connection for ac signals, the pitch and size of the direct, mechanical connections can be greatly relaxed and the associated compliance problems of high-density direct connections can be mitigated.

In order to create separate connection types for ac and dc signals, the packaging must accommodate the needs of each signaling methodology. DC connections require a direct, physical connection, and capacitively coupled ac signals require a small chip-substrate gap on the order of a few microns. The requirements imposed by both of these interconnection technologies cannot be met by traditional packing schemes [2]. Even the most aggressive connection methodologies available today introduce a gap between the chip and substrate in the tens of microns. A novel physical structure has been developed that allows both chip-to-chip communication via ac coupled interconnects and dc paths across the chip-substrate interface.

A cross section of the structure is shown in Fig. 1. The structure consists of multiple integrated circuits (ICs) and a common substrate. Although only two trenches are shown in the figure, in practice an array of trenches is created in the substrate by using standard manufacturing processes and solder bump landing pads are created at the base of each substrate trench. Routing layers are created on the substrate surface to allow dc voltages to be brought to the solder bumps and to allow interconnection between ICs via the ac coupling elements. A portion of each ac coupling element is fabricated on the uppermost metal level of the substrate wherever ac interconnections to an IC are desired. Very large scale integration (VLSI) chips can be created with any standard CMOS fabrication process. Pads for solder bumps should be fabricated on the top metal level of the chips where dc connections are desired between the chip and the substrate. The corresponding portion of each coupling element should be fabricated on the chip surface where it is needed to ac couple signals to the substrate. Overglass openings on the integrated

Manuscript received October 23, 2002; revised January 1, 2004. This work was supported by the Semiconductor Research Corporation under Contract 99-NJ-722, the National Science Foundation under Grant EIA-9703090, and the Microelectronics Center of North Carolina.

The authors are with the Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC 27695 USA (e-mail: semick@eos.ncsu.edu; lluo3@eos.ncsu.edu; jmwilson@eos.ncsu.edu; paulf@ncsu.edu).

Digital Object Identifier 10.1109/TADVP.2004.825482






Fig. 1. Cross section of physical structure to support both buried solder bumps and ac coupled interconnections.



(a)



(b)

Fig. 2. (a) Joined chip and substrate: 26- $\mu$ m-deep trenches, 80- $\mu$ m bump pads, 31- $\mu$ m-tall solder bumps (before reflow), uniform 7.5- $\mu$ m gap (after reflow). (b) Substrate image after tensile pull test separation.

circuits should be made only where solder bumps (i.e., dc connections) will be formed.

Using this structure, a bumped chip can be positioned over the substrate so that the solder bumps can be recessed into the trenches and corresponding ac coupling elements aligned. The trench depth and reflowed solder bump height are process parameters that must be tightly controlled. Once joined, the chip and substrate are separated by approximately a 2- $\mu$ m gap and ac coupling can be achieved through corresponding coupling elements. As an advantage of this technique, the trench depth and the solder balls size and pitch can be made as large as necessary to provide the required compliance. All the usual advantages of solder bump assembly, such as self-alignment, are still useful in this structure. The fabrication process of the physical structure is compatible with standard CMOS processing techniques and extendible to other package materials, including ceramics and plastics.

As a demonstration, chips with coupling elements and solder bump pads were fabricated and bumped at the Microelectronics Center of North Carolina (MCNC) and the corresponding substrates with coupling elements and interconnections were fabricated at North Carolina State University (NCSU). For ease of fabrication in an R&D environment, the substrate demonstrations in this work were performed using silicon structures. The trenches on the substrate were micromachined to different depths on different experiments using an anisotropic, wet etchant. The under-bump metallurgy used for the solder bump pads consisted of a Ti-Cu stack. Scanning electron microscope images were taken of joined chip-substrate pairs and the

chip-substrate gap was measured. Fig. 2(a) is an SEM image of the edge of a joined chip-substrate pair in which there was an array of 30  $\times$  30 solder bumps in a chip footprint of 9.2 mm  $\times$  9.2 mm. Each trench on the substrate was 26- $\mu$ m deep with 80- $\mu$ m bump pads at each trench base. The solder height prior to joining was 31  $\mu$ m. This image was taken from the center of the chip-substrate pair, but the 7.5- $\mu$ m gap in this image was uniform across the entire edge of the joint.

Preliminary tensile pull tests were performed on several joined chips and substrates and it was found that the joints could withstand a pull between 50–70 lbs before tearing apart. Fig. 2(b) is an image of a section of a substrate after separation from a pull test. Although the complete array of solder bumps is not shown in the image, it was observed that all of the solder bumps across the substrate were successfully joined. It was also observed that the alignment of the chip and substrate was moved slightly off-center. This alignment can be improved by optimizing the trench size and solder bump process. Comprehensive lifetime, reliability, and tensile pull tests are planned.

### III. CAPACITIVE COUPLING OVERVIEW

A buried bump structure enables capacitive coupling to be implemented for chip-chip interconnection of ac signals. When both of these techniques are used, they allow for a greater density of I/O to be fabricated and high data rates for each I/O. The physical structure presented in Fig. 1 makes possible the simultaneous creation of dc and ac coupled paths between a chip and substrate, but this structure must be considered from a circuit




Fig. 3. Equivalent circuit view of combined buried solder bump and ac coupled interconnect physical structure.

point of view in order to analyze capacitive coupling. A basic circuit schematic for this physical structure is shown in Fig. 3. In a capacitively-coupled system the interaction between corresponding plates from the described physical structure is modeled as a series capacitance. This intentional series coupling capacitance combined with the driver/receiver shunt parasitic capacitances creates a channel from the driver to the receiver with a bandpass response. The edge rates from the driver output ( $dV/dt$ ) and the accurate transmission of these sharp edges to the receiver are important parameters in passing information through this channel since the transitions are received as short pulses at the input of the receiver. Low pass filtering that occurs along this channel slows the edge rate of the transmitted signal and reduces the probability of it being correctly received.

#### IV. CAPACITIVE COUPLING MEASUREMENTS

Measurements were made on integrated CMOS circuits with three-stage inverter drivers and receiver circuits specifically designed for recovering capacitively coupled data [7]. The tested chips were fabricated at MOSIS in the TSMC 0.35- $\mu\text{m}$  technology. Each driver output was connected in series to an integrated on-chip multilevel metal capacitor—either a small capacitor ( $75\ \mu\text{m} \times 75\ \mu\text{m}$ ) or a large capacitor ( $150\ \mu\text{m} \times 75\ \mu\text{m}$ ). Also, the input of each receiver was connected in series to an on-chip capacitor—either a small or large capacitor as described above. The outputs of the transmitter capacitors and the inputs of the receiver capacitors were each connected to probe pads.

Transmitter output capacitors and receiver input capacitors were connected to each other with bond wires to test capacitive coupling over short interconnections. Fig. 4 shows the measured results from the sequence of transmitter, large coupling cap, bond wire, large coupling capacitor and receiver. The waveforms in the figure were measured at the transmitter input, at the bond wire, and at the receiver output. The input to the driver was a 3.3-V 2-GHz square wave. The total delay through the system was measured to be 212 ps. Distortion of the input waveform was an effect of impedance mismatch between the test equipment and the transmitter input. In spite of this, the receiver correctly recovered the input waveform. With NRZ data coding, the transmitter/receiver system recovered data correctly at an operating frequency of 4 Gb/s. The system was also measured and operated correctly with a 3.3-Vpp, 3-GHz square wave input, but band-limiting effects in the measurement equipment and the transistors' unity gain frequency caused the output of the receiver to be sinusoidal in shape. Simulation




Fig. 4. Measurement results for capacitively coupled connections fabricated in TSMC 0.35  $\mu\text{m}$ .

results of the system in its measurement testbed predicted this band-limiting behavior.

#### V. CAPACITIVE COUPLING IMPROVEMENTS

A test environment is being fabricated to measure the signal integrity (including crosstalk susceptibility) of the capacitively coupled system for random data patterns and for long interconnections up to 20 cm. Also, the 0.35- $\mu\text{m}$  designs are being re-designed with differential signaling in 0.18- $\mu\text{m}$  technology with 1.8-V power supply. Simulations performed with the differential version of previously fabricated circuits in the 0.18- $\mu\text{m}$  technology use the  $W$  element in HSPICE to model the dc and frequency-dependent losses of the interconnections. The  $W$  element parameters were derived from standard 50  $\Omega$  microstrip lines on FR-4 PCB.

Based upon the simulation results, optimized circuits in 0.18  $\mu\text{m}$  technology can achieve 6 Gb/s NRZ random data communication through 20 cm terminated chip-to-chip interconnections using a 130 fF coupling capacitor. The power dissipation will drop by 60% to less than 20 mW per I/O compared to the 0.35  $\mu\text{m}$  technology and interconnection density will increase by 30% while achieving a bit error ratio (BER) below  $10^{-12}$ . Moreover, the signal swing on the transmission lines and the coupling capacitor will drop by 90% to less than 80 mV, which means less crosstalk between neighboring chip-to-chip interconnections. It has been found that due to dc drift in the ac coupled paths, a 4-5 b encoding scheme must be employed to avoid long sequences of logic high or low from being transmitted.

Since capacitive coupling relies upon the controlled proximity of the chip and substrate surfaces, analysis has been done to understand sensitivity to the distance between the chip and substrate surfaces. It was found that the optimized circuits require a coupling capacitance of  $130\ \text{fF} \pm 20\ \text{fF}$  to maintain an opened eye diagram at the receiver output. Fig. 5 shows receiver output eye diagram with coupling capacitances of 110 fF, 130 fF, and 150 fF. The figure shows the eye diagram of a capacitively coupled system with a terminated transmission line for a 6-Gb/s NRZ 4-5 b coded pseudorandom data with pattern length of  $2^{31} - 1$ .

A range of coupling capacitances exists because there is a tradeoff between using the coupling capacitor to either passively




Fig. 5. Eye diagram of 6 Gb/s transmission across capacitive coupled system with  $86\ \mu\text{m}$  per side coupling capacitors, 20 cm terminated transmission line, based on TSMC  $0.18\ \mu\text{m}/1.8\ \text{V}$ : (a) with  $110\ \text{fF}$   $C_C$ , (b) with  $130\ \text{fF}$   $C_C$ , and (c) with  $150\ \text{fF}$   $C_C$ .

compensate for the high frequency loss in the interconnection or maximize voltage swing at the receiver. Smaller coupling capacitances will close the eye diagram due to limited voltage swing. Larger coupling capacitances will close the eye due to ISI. While designed for a  $2\text{-}\mu\text{m}$  gap, the range of coupling capacitance for the simulated differential circuits would allow for the chip-substrate gap to vary between  $1.73\text{--}2.36\ \mu\text{m}$ .

## VI. DISCUSSION

Two interconnection densities must be considered with a combined buried bump/ac coupled structure. AC I/O density is determined by the size and pitch of coupling capacitors. The capacitance of a coupling capacitor is found as  $C = \epsilon_o \epsilon_r a^2 / t$ , where  $a$  is the length of a side of the capacitor,  $t$  is the gap between capacitor plates and  $\epsilon_r$  is dielectric constant of the material filling between capacitor plates. Therefore, a  $130\ \text{fF}$  capacitor can be fabricated with a physical footprint of  $86\ \mu\text{m}$  per side with a gap of  $2\ \mu\text{m}$  between capacitor plates and a  $\text{SiO}_2$  dielectric ( $\epsilon_r = 3.9$ ) between the capacitor plates. These dimensions would allow ac interconnections to be placed on a  $100\ \mu\text{m}$  pitch.

The second interconnect density to consider is the dc I/O density. By removing the need for a direct, physical connection for ac signals, the pitch and size of the direct, mechanical connections can be relaxed to achieve only the number of dc paths required for a particular integrated circuit. The International Semiconductor Technology Roadmap (ITRS) anticipates that high-performance chips in year 2010 will require 2400 signal I/O and 2400 power/ground pads in  $310\ \text{mm}^2$  chip size [8]. Using capacitively-coupled interconnections, 2,400 signal I/O pads with  $100\ \mu\text{m}$  pitch will only occupy  $24\ \text{mm}^2$  worth of chip area and will leave  $286\ \text{mm}^2$  for power/ground solder bump connections. This will allow for solder bumps to be placed on a  $345\ \mu\text{m}$  pitch. As the requirement for signal I/O density is relaxed, physically larger coupling capacitors could be used to ease the constraint on the control of the chip-substrate gap.

Each ac coupled I/O from a chip must be routed to some other chip through an interconnection on a substrate [e.g., printed circuit board (PCB)]. For long interconnections, traces on the PCB behave as transmission lines. Each ac coupling capacitor




Fig. 6. Parallel termination to avoid reflections.

is seen in series with its transmission line interconnection, and to avoid reflections, at least one side of the transmission line must be matched. Fig. 6 shows the transmitter-side termination scheme used in these experiments. For matching,  $Z_{TL} = R_{TERM} || (R_{TX} + 1/j2\pi fC)$ . By properly choosing  $R_{TERM}$ , we can make  $Z_{IN} = 50\ \Omega$  and avoid reflections at any operating frequency. The choice for  $R_{TERM}$  however is simplified for frequencies lower than 3 GHz—since the values of coupling capacitance used in each ac coupled interconnect are small,  $Z_{IN}$  will remain almost constant and equal to  $R_{TERM}$ . Thus, we can avoid reflection in our operating frequency range with a simple termination.

The prospects for capacitively coupled interconnection improve as transistor technology improves. Communication via capacitive coupling relies on fast edge rates to transfer data across series capacitors and edge rates achievable with a three-stage inverting driver will improve as the designs are fabricated in better technologies. Also, the unity gain frequency of transistors will continue to increase and thereby allow higher data rates to be achieved. As the operating frequency increases, the capacitors can be made smaller while still allowing the possibility of an impedance-matched interconnection. The use of underfills in the physical technology could introduce a dielectric constant larger than  $\text{SiO}_2$  for the capacitors and allow the size of a coupling capacitor to shrink further still. Crosstalk can be mitigated in two important ways. First, the power/ground structure provided by the physical technology can be designed to make one or more power and ground connections available for every signal path. Also, the use of more advanced CMOS process technologies will allow for reduced voltage swing on the interconnections which will help to mitigate the effects of crosstalk.

AC coupled interconnects can be thought of as connecting a transmitter to a receiver through a band-pass channel. The pass band generally covers at least a decade of frequency and the cut-off frequencies can be manipulated by changing the details of the physical structure. Optimization of the physical structure, the circuit topologies used for the transceiver and the frequency response of the band pass channel is ongoing.

The nature of high-density I/O requires high-density wiring. However, in the case of ac coupled interconnect, the package wiring does not have to match the pitch of the IC wiring. The substrate demonstrations in this work were performed using silicon structures; however, this approach can be used in ceramic or plastic packaging as well. For example, holes could be punched in the top layer of a ceramic package, when in green tape form, to permit later solder ball attachment. So far, no fundamental barrier to exploitation has presented itself.


## VII. CONCLUSION

A new approach to building 100  $\mu\text{m}$  pitched arrays of 6 Gb/s/per pin digital chip-to-package connections has been developed in which digital signals are carried using noncontacting series capacitance structures. DC signals are transmitted between chip and substrate via buried solder bumps, and these recessed solder bump connections have the additional function of controlling the gap and the alignment between the chip and substrate.

By using both ac coupled and dc connections in the same chip-substrate interface, high I/O bandwidths and densities can be achieved without the mechanical, compliance and rework complexities typically associated with fine pitch interconnects. NRZ-tolerant transceiver topologies are being optimized to best exploit this technology. Experiments have been performed to demonstrate the feasibility of both the buried solder bump concept and the overall interconnect circuit structures.

## REFERENCES

- [1] "Assembly and packaging," in *International Technology Roadmap for Semiconductors: 2001 Edition*, 2001, p. 15.
- [2] S. Nangalia *et al.*, "Issues with fine pitch bumping and assembly," in *Proc. 2000 Int. Symp. Adv. Packag. Mater.*, pp. 118–123.
- [3] J. Kloeser *et al.*, "Fine pitch stencil printing of Sn/Pb and lead free solders for flip chip technology," in *Proc. IEEE Electron. Comp. Technol. Conf. (ECTC'97)*, 1997, pp. 254–264.
- [4] K. Shimokawa, E. Hashino, Y. Ohzeki, and K. Tatsumi, "Micro-ball bump for flip chip interconnections," in *Proc. IEEE Electron. Comp. Technol. Conf. (ECTC'98)*, 1998, pp. 1472–1476.
- [5] T. Arabi *et al.*, "Modeling, simulation and design methodology of the interconnect and packaging of an ultra-high speed source synchronous bus," in *Proc. IEEE EPEP'98*, 1998, pp. 8–11.
- [6] J. Poulton, "Signaling in high performance memory systems," in *Proc. IEEE ISSCC'99*, 1999.
- [7] S. Mick, J. Wilson, and P. Franzone, "4 Gb/s high-density ac coupled interconnection," in *Proc. IEEE CICC'02*, 2002, pp. 133–140.
- [8] "Executive summary," in *International Technology Roadmap for Semiconductors: 2001 Edition*, p. 41.



**Stephen Mick** received the B.S. degree in electrical engineering from the University of Houston, Houston, TX, in 1995 and the M.S. degree in electrical engineering from North Carolina State University, Raleigh, in 1998 where he is currently pursuing the Ph.D. degree.


While studying for the B.S.E.E. and after graduation, he worked at Texas Instruments, Inc. as an Applications Engineer, ASIC Designer, and Program Manager. His research interests include

developing I/O techniques and interfaces for high-speed chip-to-chip communication and both micro- and nano-fabrication technologies.




**Lei Luo** was born in Suzhou, China. He received the B.S. and M.S. degrees from Southeast University, Nanjing, China, in 1998 and 2001, respectively, both in radio engineering, and is currently pursuing the Ph.D degree in electrical and computer engineering at North Carolina State University, Raleigh.

In 2000, he was also with the Southeast Communication Company and worked on CDMA2000 base station signal processing chip design. His research interests include CMOS high-speed I/O, clock and data recovery circuits design for chip-to-chip communication.



**John Wilson** received the B.S., M.S., and Ph.D. degrees in electrical engineering from North Carolina State University, Raleigh, in 1993, 1995, and 2003, respectively. During the M.S. program, he worked in the area of power electronics. His Ph.D. research focused on the design of RF MEMS tunable capacitors with linear tuning.

In 1996, he worked in the Networking Hardware Division, IBM, designing analog circuits. In 2000, he worked for a small start-up company designing circuits for an RFID Tag. Currently, he is a Visiting Research Scientist at North Carolina State University managing a research effort on ac coupled interconnect and continuing his own work in the area of RF MEMS.



**Paul Franzone** (S'85–M'88–SM'99) received the Ph.D. degree from the University of Adelaide, Adelaide, Australia, in 1988.

He is currently a Distinguished Alumni Professor at North Carolina State University, Raleigh. He has also worked at AT&T Bell Laboratories, DSTO Australia, Australia Telecom and Communica Ltd. His current interests center on the technology and design of complex systems incorporating VLSI, MEMS, advanced packaging, and molecular computing. Application areas currently being explored include novel

advanced packaging structures, network processors, SOI baseband radio circuit design for deep space, on-chip inductor and inductance issues, RF MEMS, and molecular circuits and characterization. He has lead several major efforts and published over 120 papers in these areas.

Dr. Franzone received the National Science Foundation Young Investigators Award in 1993, was selected to join the North Carolina State University Academy of Outstanding Teachers in 2001, and was selected as a Distinguished Alumni Professor in 2003.