Crossbar array research @ IBM

Catheres



Geoffrey W. Burr

Back-End-Of-the-Line-Compatible Non-Volatile Memory: a fundamental "building block" enabling a range of applications



Quite sparse (≪1bit/4F²)

Programmable e-fuses (FPGAs, reconfigurable computing)

> Embedded storage (Automotive)

> > July 15, 2016

Embedded memory (Low-power, mobile computing)

Standalone M-class SCM (Hybrid memory)

Computation-in-Memory

(Distributed computing)

S-class Storage Class Memory (Enhanced Flash)

G. W. Burr IBM Research – Almaden

IRDS NanoCrossbar workshop

History of Phase Change Memory at IBM Almaden



3.1 Crossbar array research @IBM

G. W. Burr IBM Research – Almaden

IRDS NanoCrossbar workshop

MIEC-based "access device" +NVM: a fundamental, BEOL-compatible "building block"





Programmable e-fuses (FPGAs, reconfigurable computing)

> Embedded storage (Automotive)

Embedded memory (Low-power, mobile computing)

Standalone M-class SCM (Hybrid memory)

Computation-in-Memory

(Distributed computing)

S-class SCM (Enhanced Flash)

Crossbar array research @IBM

G. W. Burr **IBM Research** – Almaden

IRDS NanoCrossbar workshop

Problem (& opportunity): The access-time gap between memory & storage



- Today, **Solid-State Disks** based on NAND Flash can offer fast ON-line storage, and storage capacities are increasing as devices scale down to smaller dimensions...
 - ...but while prices are dropping, the **performance gap** between memory and storage remains significant, and the already-**poor device endurance** of Flash is getting worse.

Storage Class Memory (SCM)

DESIRED FEATURES

- Solid-state → no moving parts
- Nonvolatile → retains data on power-off
- Fast access speed → approaching DRAM
- **High endurance** \rightarrow many program/erase cycles
- Low cost per bit \rightarrow approaching hard disk

A new class of storage/memory devices that blurs the distinctions between ...

Memory (fast, expensive, volatile) and **Storage (slow, cheap, nonvolatile)**

G. W. Burr



(Wilcke, USENIX FAST tutorial, 2009)

IRDS NanoCrossbar workshop



Access device needed in series with memory element

• Cut off current 'sneak paths'

that lead to incorrect sensing and wasted power

- Typically diodes used as access devices
- Could also use devices with highly non-linear I-V curves

Requirements for an Access Device for 3D Crosspoint Memory

High ON-state current density >10 MA/cm² for PCM / RRAM RESET

Low OFF-state leakage current >10⁷ ON/OFF ratio, and wide low-leakage (< 100pA) voltage zone to accommodate half-selected cells in large arrays

Back-End process compatible <400C processing to allow 3D stacking

Bipolar operation needed for optimum RRAM operation

- ✓ variability?
- ✓ yield?
- \checkmark co-integration with NVM?
- ✓ turn-ON speed for write?
- ✓ endurance?
- ✓ manufacturability?
- ✓ scalability?

July 15, 2016



- ✓ turn-ON speed for read?
- ✓ quantitative modeling?
- ✓ array design (interplay between

NVM & selector characteristics)

Novel Mixed-Ionic-Electronic-Conduction (MIEC) Access Device Strengths

- High enough ON currents for PCM cycling of PCM has been demonstrated
- Low enough OFF current for large arrays
- Very large (>>1e10) endurance for typical 5uA read currents
- Voltage margins > 1.5V with tight distributions \rightarrow sufficient for large arrays
- CMP process demonstrated
- 512kBit arrays demonstrated w/ 100% yield
- Scalable to <30nm CD, <12nm thickness
- Capable of 15ns write, 50ns read
- Highly stable in un-/half-select conditions Weaknesses
 - Maximum voltage across companion NVM during switching must be low $(1-2V) \rightarrow$ influences half-select condition and thus achievable array size
 - Endurance during NVM programming is strongly dependent on programming current



Padilla, IEEE-TED 62/963 (2015)

IBM Research – Almaden

IKDS

Burr, VLSI 2013

DRC 2014 – Crossbar array design using SPICE modeling



IEDM 2014 paper: compare access devices using SPICE



MIEC+NVM: a fundamental, BEOL-compatible "building block"



IBM Research – Almaden



Programmable e-fuses (FPGAs, reconfigurable computing)

> Embedded storage (Automotive)

Embedded memory (Low-power, mobile computing)

Standalone M-class SCM (Hybrid memory)

Computation-in-Memory

(Distributed computing)

IRDS NanoCrossbar workshop

Cognitive computing

systems that learn at scale, reason with purpose & interact with humans naturally.

Neuromorphic Devices and Architectures

<u>accelerate</u> today's machine learning

Machine Intelligence

create flexible systems that <u>learn continuously</u>



Cognitive computing

systems that learn at scale, reason with purpose & interact with humans naturally.

Neuromorphic Devices and Architectures

<u>accelerate</u> today's machine learning

Machine Intelligence

create flexible systems that <u>learn continuously</u>

THEME

Computing Reimagined

As CMOS computers reach physical limits dictated by atomic dimensions, we are re-inventing the entire computing stack – from technology to algorithms.

PROJECTS

Quantum Applica

Quantum computers are coming. What will you do with them? This program focus on developing quantum algorithms and applications for business.

Neuromorphic Devices and Architecture Today, training a machine learning system can take days, and often even weeks. What value would you create if training could happen in minutes, or even seconda?

Machine Intelligence New instware paradigms are building finitible systems that continuously learn — for vision, rumeric data, robubics, and more. How will you dealay this intelligence to act or your being?

The Invisible Made Visible

Galileo looked through his telescope and saw our cosmos in an entirely new way. We continue this tradition with a new generation of scientific instruments designed to make our invisible world visible.

PROJECTS

Macroscopes What decisions would you make with an instrument that allowed you to wit the hidden connections behind complex physical and man-made systems?

Bioscopes

Microfluids: Lechnologies are enabling ultra-affordable, on-the-spot precision diagnostics How will this information change the way you manage your health?

Nanoscopes

Some of the world's largest problems are rooted in the nanoscale. How do invisible phenomena at the nanoscale impact your business?

Hyperimager

What if you could see far beyond the visible spectrum, anywhere, any time

Data Experienced

Data is becoming a pervasive, almost physical phenomenon. New technologies are extending human perception and transforming these data worlds into sensory experiences.

PROJECTS

Internet of the Body

Ministurization is enabling weamble sensor arrays with embedded compute, memory, communicat and power at unprecedented costs. What are the implications of this most personal of Internets?

Dataspaces

As computing devices become intensely personal and ever smaller, the rich dynamics of side-by-side collaboration are getting lost. The conference room is ripe for reinvention. How would your group collaborate in device that they could walk into?

Accelerated Materials Discovery The current development timeline for a new material is in excess of 10 years. Can cognitive and analytic

Quantum

PROGRAM

Leaps

A special, early-access program making computing breakthroughs from IBM Research available to full Institute members.

MISSIONS

The World's Most Advanced Multi-Qubit Quantum Computer This system employs world-leading multi-qubit architectures with error correction capability to explore challenging industrial applications of quantum computing.

The World's Smallest and Most Affordable Computer

Sensors, computation, memory, communication, and power all within the thickness of a few strands of human hair: this scale will make ubiquitous computing available at a few cents per unit.

The World's Highest Bandwidth, Lowest Latency Computer

Conventional machines perform at approximately 1% of the computing performance that will be delivered here. This has profound implications for homomorphic queries with impact on commerce, healthcore, finance, and beyond.

IBM + partner companies

IRDS NanoCrossbar workshop

July 15, 2016

IBM Research **Frontiers Institut**

14.4 Crossbar array res

"Deep Learning" on GPUs

1) Input data (images, raw speech data, etc.)



2) classification results compared to labels

3) corrections "backpropagated" & all weights updated

> All steps can be mapped to matrix multiplications

 \rightarrow can run very fast on GPUs

Multiply-accumulate: in GPU matrix-mult, but then move data



16.3 Crossbar array research @IBM

G. W. Burr IBM Research – Almaden

IRDS NanoCrossbar workshop



17.3 Crossbar array research @IBM

G. W. Burr IBM Research – Almaden

IRDS NanoCrossbar workshop

NVM-for-Machine-Learning

Like TrueNorth: compute **<u>AT</u>** the weight data

Unlike TrueNorth: learning performed on-chip

For TrueNorth, **power** is everything For NVM-for-ML, need **speed-up** over GPUs

Research challenges

1) What do we really need from the NVM devices?

- Recap of our IEDM2014, IEEE-TED2015 work
 - → Need <u>competitive</u> ML performance

2) What are the potential benefits, in speed & power?

• Speed \rightarrow Parallelism \rightarrow <u>Area-efficient</u> circuits



Published work on "what do we need from the NVM?" [1] **IEDM 2014**

Experimental demonstration and tolerancing of a large-scale neural network (165,000 synapses), using phase-change memory as the synaptic weight element

G. W. Burr, R. M. Shelby, C. di Nolfo, J. W. Jang[‡], R. S. Shenoy, P. Narayanan, K. Virwani, E. U. Giacometti, B. Kurdi, and H. Hwang[‡]

 \rightarrow First large-scale mixed hardware-software demonstration + tolerancing \rightarrow ~82% accuracy on MNIST with 5000 examples

[2] Invited paper in **IEEE-TED** (v62(11), 3498 (2015).)

 \rightarrow Showed that high accuracy (~94% w/ 5,000 examples, 97-98% w/ 60,000 examples) is possible – NVM just needs a linear conductance response w/ **small** steps



Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element

Geoffrey W. Burr, Senior Member, IEEE, Robert M. Shelby, Severin Sidler, Carmelo di Nolfo, Junwoo Jang, Irem Boybat, Student Member, IEEE, Rohit S. Shenoy, Member, IEEE, Pritish Narayanan, Member, IEEE, Kumar Virwani, Member, IEEE, Emanuele U. Giacometti, Bülent N. Kurdi, and Hyunsang Hwang, Member, IEEE

-Using two phase-change me ayer perceptron network with 164885 synapse abset (5000 examples) of the MNIST database ekpropagation variant suitab ile memory (NVM) + selector crossbar array ralization) accuracy of 82.2% (82.9% rk simulator matched to the experimental ve tolerancing is performed with respect lity, yield, and the stochasticity, se NVM-conductance response. NVM with a symp mic range is capable of delivering the sa

neural networks, Machine learn Artificial olatile memory, Phase chang

I. INTRODUCTION

ENSE arrays of nonvolatile memory (NVM) and selector device pairs (Fig. 1) can implement neuro-inspired ann computing [1], [2], using pairs [2] of as programmable (plastic) bipolar synapses.

CA 95054 USA (e-mail:

are available eee.org. 10.1109/TED 2015 2439635

18,9381 @ 2015 IFFF Bee

Work to date has emphasized the spike-tim plasticity (STDP) algorithm [1], [2], motivated by synaptic measurements in real brains. However, experimental NVM demonstrations have been limited in size (<100 synapses and few results have reported quantitative performance metrics such as classification accuracy. Worse yet, it has been difficult to be sure whether the relatively poor metrics reported to date might be due to immaturities or inefficiencies in the STDP learning algorithm (as it is currently implemented), or if these results are truly reflective of problems introduced by imperfections in the NVM devices.

Unlike STDP, backpropagation is a well-studied method in training artificial neural networks (NNs), offering benchmarkable performance on datasets such as handwritten digits (MNIST) [3]. Although proposed earlier, it gained great popularity in the 1980s [3], [4], and with the advent of eraphics processor units (GPUs), backpropagation now dominates the NN field In this paper, we use backpropagation to train a relatively simple multilayer perceptron network (Fig. 2). During forward evaluation of this network, each layer's inputs (x_l) drive the next layer's neurons through a weight w_{ij} and a nonlinearity f() (Fig. 2). Supervised learning occurs (Fig. 3) by then backpropagating the error term δ_j to adjust each weight w_{ij} . A three-layer network is capable of accuracies,

July 15, 2016

obts/index.html for m

19.2 Crossbar array research @IBM

G. W. Burr **IBM Research** – Almaden

IRDS NanoCrossbar workshop

Published work on "what do we need from the NVM?" [1] **IEDM 2014**

Experimental demonstration and tolerancing of a large-scale neural network (165,000 synapses), using phase-change memory as the synaptic weight element

G. W. Burr, R. M. Shelby, C. di Nolfo, J. W. Jang[‡], R. S. Shenoy, P. Narayanan, K. Virwani, E. U. Giacometti, B. Kurdi, and H. Hwang[‡]

→ First large-scale mixed hardware-software demonstration + tolerancing → \sim 82% accuracy on MNIST with 5000 examples

[2] Invited paper in **IEEE-TED** (v62(11), 3498 (2015).)

 → Showed that high accuracy (~94% w/ 5,000 examples, 97-98% w/ 60,000 examples)
 is possible - NVM just needs a linear
 conductance response w/ small steps

[3] Invited talk @IEDM 2015 (Neuromorphic Focus Session)

Large-scale neural networks implemented with non-volatile memory as the synaptic weight element: comparative performance analysis (accuracy, speed, and power) G.W.Burr, P.Narayanan, R.M.Shelby, S.Sidler, I.Boybat, C. di Nolfo, and Y.Leblebici[†]

 \rightarrow showed prospects for speedup (up to 25x) and lower power (100x to 3000x)

Summary of NVM-for-Machine-Learning

- NVM-based crossbar arrays CAN accelerate Machine Learning compared to GPU-based training
 - \rightarrow Multiply-accumulate performed <u>AT</u> the data
 - → Prospect for 25x speedup & 120-2850x lower power
- Need: <u>competitive</u> ML accuracy
 - ✓ experimental results: ~82% on "minor-league" MNIST using PCM
 - ✓ "ideal" NVM w/ linear G-response of high dynamic range \rightarrow sufficient!
 - \rightarrow Our plan: better NVM + innovations to protect network from real NVM

> Need: <u>area-efficient</u> peripheral circuitry

- ✓ power benefits are quite significant
- ✓ <u>but</u> design must <u>preserve</u> speedup benefits
 - → <u>Aggressive</u> timing & <u>minimal</u> circuit sharing
- ➤ More rigorous power/speed analysis → based on real circuit designs
- Flexible, reconfigurable interconnectivity between arrays
- Need to also support convolutional neural networks

IBM Research – multiple paths to faster ML training

(e.g., Deep-NN, Conv-NN, and LSTM)...



Accelerate backpropagation training ... by performing **multiply-accumulates** <u>on-chip</u> using *analog* resistive memory elements.



Unit cell

22

Existing NVM (e.g., PCM, "PCMO")

- Available now
- Truly non-volatile
- Compact cell
- Nonlinear + asymmetric

Capacitors (CMOS-RPU)

- Available now
- Leaky \rightarrow need refresh?
- Larger cell
- Suitably linear

Improved NVM (Device-RPU)

- Yet to be developed
- Non-volatile
- Compact cell
- Linearity is key (asymmetry can be dealt with)

Tayfun Gokmen (IBM Yorktown)

IBM R Seyoung Kim (IBM Yorktown)

ossbar workshop

"Machine Learning" vs. "Machine Intelligence"

"Brain-inspired" computing (1940's understanding of the brain)

"Machine Learning"

solving a specific task on **labeled** data by defining & optimizing an objective function

PRO:

- can follow gradient descent thru backpropagation
 → convergence to "good" solutions
- mapping to matrix manipulation \rightarrow GPUs!!
- great progress in ML thanks to competitions
 - Many datasets created
 - Focus on quantifying performance

<u>CON:</u>

- we're sure the brain doesn't do backpropagation
- can only handle **static**, **labelled** data
- insistence on quantifying performance may now be stifling innovation



"Brain-inspired" computing (modern understanding of the brain)

<u>"Machine Intelligence"</u>

flexible systems that continuously learn from **unlabeled** data, and that perform (motor) actions, predict consequences of those actions, and then plan ahead to reach goals

PRO:

- we're sure this is what the brain does
- MI should be able to handle unlabelled & temporal data
- MI should enable continuous learning

<u>CON:</u>

- we don't know (yet) how the brain guarantees robust, stable convergence in learning
- we have to figure out how to appropriately quantify "performance"



• Spike-Timing-Dependent-Plasticity (STDP) using Phase Change Memory

IBM R

Chung Lam (*clam@us.ibm.com*) Sangbum Kim (*sangbum.kim@us.ibm.com*)

Smart Memory Roadmap

IBM

July 15, 2016

hop

2T1R PCM design for Spike-Timing-Dependent-Plasticity



nature nanotechnology ARTICLES

1.0

0.9

0.8

0.7

0.6

PUBLISHED ONLINE: 16 MAY 2016 | DOI: 10.1038/NNANO.2016.70

Stochastic phase-change neurons

Tomas Tuma^{1*}, Angeliki Pantazi¹, Manuel Le Gallo^{1,2}, Abu Sebastian¹ and Evangelos Eleftheriou^{1*}



Machine Intelligence based on sequences of Sparse Distributed Representations



"Context-Aware Learning"

winfriedwilcke@us.ibm.com

Requires HUGE fanout: many POTENTIAL synapses (internally analog, externally binary)

27 Crossbar array research @IBM

G. W. Burr IBM Research – Almaden

IRDS NanoCrossbar workshop

Von Neumann architecture: aspects we're likely to miss (a LOT)

1) Programmable \rightarrow adaptable



OK, fine: let's research devices to enable energy-efficient **non-**Von Neumann architectures

2) Great co\$t model

Design 1 piece of hardware...



Sell it for vas differe purpos

Sell it to LOTS of people for vastly different purposes...

3) Modularity of design



Research needs for "NanoCrossbars" (1/2)

1) NVM devices

- any flaws must be addressable by engineering
- good SNR (resistance-range / variability)
- I_{prog} < 50uA, V_{prog} < 2.0V, t_{prog} < 10usec, t_{read} << 1usec

• (neuro)

- When they fail \rightarrow fail to OPEN (not SHORT)
- Yield >90-95%

2) Access devices

- < 10nA half-select at $(V_{total-applied}/2) \rightarrow can ONLY be evaluated for NVM+AD pair!!$
- extremely tight variability
 (variability in nonlinear IV or holding voltage
 → uncertainty in V_{access device} at I_{read}, I_{write}
 → loss of read SNR + requires device-overwrite→ endurance-loss)
- When they fail \rightarrow fail to OPEN (not SHORT) -OR- ~100% yield & high endurance



Research needs for "NanoCrossbars" (2/2)

3) Neuromorphic applications

- Accelerating backprop:
 - NVM devices with LINEAR conductance change, from G_{min} to G_{max}
 - Area-efficient circuit design
 - Methods to protect ANN from nonlinear NVM devices
- STDP-based NN: (e.g., spikes for learning not just communication)
 - Killer app that requires learning-from-timing
 - Architecture/global-algorithm that harnesses STDP-like local learning rule for robust learning to support/enable above killer-app

Access

Device

(highly

(long-term

digital

storage)

July 15, 2016

nonlinear or

IRDS NanoCrossbar workshop

transient switch)

Machine Intelligence:

30.2 Crossbar array research @IBM

Significant algorithm development needed → too early for crossbars!

Message: Device researchers who want to have an impact here <u>MUST</u> also **learn/know/advance** the **circuits/systems/algorithms** module(s)

G. W. Burr

IBM Research – Almaden

NVM-for-Machine Learning: Acknowledgements



















Geoffrey Burr

v Pritish Narayanan Bob Shelby Scott Lewis Kohji Hosokawa Masatoshi Ishii

Atsuya Okazaki

Moriyoshi Ohara

Hiroshi Inoue

Collaborators:

Prof. Hyunsang Hwang, POSTECH

Students:

Junwoo Jang (now at Samsung)

Prof. Yusuf Leblebici, EPFL

Carmelo di Nolfo (now at IBM Almaden) Irem Boybat (student @ IBM Zurich) Severin Sidler (student @ IBM Zurich)

Alessandro Fumarola Lucas Sanches (from USP, Brazil)

Kibong Moon