



Aug. 31 (Mon)

Sendai International Center

7:30 –

Registration

Room: Tachibana Conference Hall

8:30 – 8:50

Opening Ceremony

Room: Tachibana Conference Hall

8:50 – 9:35

Keynote (I)

3D-IC Technologies and 3D FPGA

Xin Wu

Silicon Technology, Xilinx INC, San Jose, California, USA

Break (9:35 – 9:50)

Room: Tachibana Conference Hall

9:50 – 11:15

Technical Session (I) <3D Integration Technologies>

I-1 Invited Talk: Some Challenges in Scaling 3D ICs to a Broader Application Set

Subramanian Iyer

University of California at Los Angeles, USA

I-2 Reconfigured Multichip-on-wafer (mCoW) Cu/oxide Hybrid Bonding Technology for Ultra-high Density 3D Integration Using Recessed Oxide, Thin Glue Adhesive, and Thin Metal Capping Layers

Kangwook Lee^{1,2}, Chisato Nagai¹, Ai Nakamura¹, H. Aizawa¹, H. Hashiguchi³, Jicheol Bea^{1,2}, Takafumi Fukushima^{1,2}, Tetsu Tanaka³, Mitsumasa Koyanagi^{1,2}

¹NICHe, Tohoku University, Japan, ²GINTI, Tohoku University, Japan, ³Dept. of Biomedical Engineering, Tohoku University, Japan

I-3 Intermediate BEOL Process Influence on Power and Performance for 3DVLSI

Hossam Sarhan¹, Sebastien Thuries¹, Olivier Billoint¹, Fabien Deprat¹,

Alexandre Ayres De Sousa^{1,2}, Perrine Batude¹, Claire Fenouillet-Beranger¹, Fabien Clermidy¹

¹Univ. Grenoble Alpes, F-38000 Grenoble, France, CEA, LETI, MINATEC Campus, F-38054 Grenoble, France,

²STMicroelectronics, F-38926 Crolles, France



Aug. 31 (Mon)

I-4 Silicon Based Dry-Films Evaluation for 2.5D and 3D Wafer-level System Integration Improvement

Amandine Jouve¹, Yann Sinquin¹, Arnaud Garnier¹, Marion Daval¹, Pascal Chausse¹,
Maxime Argoud¹, Nacima Allouti¹, Laurence Baud¹, Jerome Dechamp¹, Remi Franiatte¹,
Severine Cheramy¹, H.Kato², K. Kondo²

¹CEA, LETI, Minattec Campus, FRANCE, ²Shin-Etsu Chemical Corp., Gunma 379-0224, Japan

Room: Tachibana Conference Hall

11:15 – 12:20

Technical Session (II) <3D DRAM (1)>

II-1 Invited Talk: Progress in 3D Integrated Circuits

Robert Patti

Tezzaron Semiconductor Corp., USA

II-2 Electrical Performance of High Bandwidth Memory (HBM) Interposer Channel in Terabyte/s Bandwidth Graphics Module

Hyunsuk Lee, Kyungjun Cho, Heegon Kim, Sumin Choi, Jaemin Lim, Joungho Kim

Korea Advanced Institute of Science and Technology, Korea

II-3 New Signal Skew Cancellation Method for 2G bps Transmission in Glass and Organic Interposers to Achieve 2.5D Package Employing Next Generation High Bandwidth Memory (HBM)

Syuuichi Kariyazaki¹, Kenichi Kuboyama², Ryuichi Oikawa¹, Takuo Funaya¹

¹System Assembly Solution Department, Renesas Electronics Corporation, Japan, ²ICT Control System Development Department, Renesas System Design Corporation, Japan

Lunch (12:20 – 13:40)

Room: Tachibana Conference Hall

13:40 – 14:20

Technical Session (III) <3D DRAM (2)>

III-1 Novel Local Stress Evaluation Method in 3D IC Using DRAM Cell Array with Planar MOS Capacitors

Seiya Tanikawa¹, Hisashi Kino², Takafumi Fukushima¹, Mitsumasa Koyanagi³, Tetsu Tanaka^{1,4}

¹Department of Bioengineering and Robotics, Graduate School of Engineering, Tohoku University, Japan,

²Frontier Research Institute for Interdisciplinary Sciences, Tohoku University, Japan, ³New Industry Creation

Hatchery Center, Tohoku University, Japan, ⁴Department of Biomedical Engineering, Graduate School of

Biomedical Engineering, Tohoku University, Japan

III-2 Characterization of Stress Distribution in Ultra-thinned DRAM Wafer

Tomoji Nakamura^{1,2}, Yoriko Mizushima^{1,2}, Young Suk Kim², Ryuichi Sugie³, Takayuki Ohba²

¹Fujitsu laboratories Ltd., Japan, ²Tokyo Institute of Technology, Japan, ³Toray Research Center, Inc., Japan



Aug. 31 (Mon)

Room: Tachibana Conference Hall

14:20 – 15:00

Technical Session (IV) <Cu Metallization>

IV-1 No Pumping at 450°C with Electrodeposited Copper TSV

Kazuo Kondo¹, Shingo Mukahara¹, Jin Onuki², Masayuki Yokoi¹

¹Dept. of Chemical Engineering, Osaka Prefecture University, Japan, ²Department of Materials Engineering, Ibaragi University, Japan

IV-2 Thermal Stability of Electroplated Copper Thin-film Interconnections

Pornvitoo Rittinon¹, Ken Suzuki², Hideo Miura²

¹Department of Nanomechanics, Tohoku University, Japan, ²Fracture and Reliability Research Institute, Tohoku University, Japan

Break (15:00 – 15:15)

Room: Tachibana Conference Hall

15:15 – 17:45

Focus Session and Panel Discussion <3D Research Activities>

FS-1 3D System Integration Program Research at IMEC

Eric Beyne

IMEC, Belgium

FS-2 Advanced 2.5D/3D Hetero-Integration Technologies at GINTI, Tohoku University

Kangwook Lee^{1,2}, Jicheol Bea^{1,2}, Takafumi Fukushima^{1,3}, Tetsu Tanaka^{1,3}, Mitsumasa Koyanagi^{1,2}

¹GINTI, Tohoku University, Japan, ²NICHE, Tohoku University, Japan, ³Dept. of Biomedical Engineering, Tohoku University, Japan

FS-3 3D Research Activities in ITRI

Wei-Chung Lo

ITRI, Taiwan

FS-4 Current and Future 3D Activities at Fraunhofer

Andy Heinig¹, Muhammad Waqas Chaudhary¹, Peter Schneider¹, Peter Ramm², Josef Weber²

¹Fraunhofer Institute for Integrated Circuits, Design Automation Division, Dresden, Germany, ²Fraunhofer Research Institution for Microsystems and Solid State Technologies EMFT, Munich, Germany

FS-5 IME's Capabilities and Programs in 2.5D/3DIC

Vempati Srinivasa Rao

Institute of Microelectronics, Singapore

FS-6 3D Advanced Integration Technology for Heterogeneous Systems

Pascal Vivet, Christian Bernard, Fabien Clermidy, Denis Dutoit, Eric Guthmuller,

Ivan-Miro Panadès, G. Pillonnet, Yvain Thonnart, Arnaud Garnier, Didier Lattard,

Amandine Jouve, Franck Bana, Thierry Mourier, Séverine Chéramy

CEA LETI, France



Aug. 31 (Mon)

FS-7 Path to 3D Heterogeneous Integration

Daniel S. Green¹, Carl L. Dohrman², Jeffrey Demmin², Tsu-Hsi Chang³

¹DARPA, USA, ²Booz Allen Hamilton, Inc., Arlington, VA 22203, USA, ³HetInTec Corp.; Rockville, MD 20850, USA

Westin Hotel Sendai

18:30 – 20:30

Banquet



Sep. 1 (Tue)

Sendai International Center

8:00 –

Registration

Room: Tachibana Conference Hall

8:30 – 9:15

Keynote (II)

The Issues of Automated Driving Vehicle and the Expectations for 3D Integration Technology

Tadashi Kamada

DENSO CORPORATION Advanced Research Division, Social Science Research Department, Japan

Room: Tachibana Conference Hall

9:15 – 10:40

Technical Session (V) <New TSV Materials>

V-1 Invited Talk: 3D Integration: Applications and Market Trends

Rozalia Beica

Yole Développement, France

V-2 Vacuum-assisted-spin-coating of Polyimide Liner for High-aspect-ratio TSVs Applications

Yangyang Yan^{1,2}, Yingtao Ding¹, Qianwen Chen¹, Kangwook Lee², Takafumi Fukushima²,
Mitsumasa Koyanagi²

¹Beijing Institute of Technology, China, ²Tohoku University, Japan

V-3 Nano-function Materials for TSV Technologies

Hiroaki Ikeda^{1,2}, Shigenobu Sekine¹, Ryuji Kimura¹, Koichi Shimokawa¹, Keiji Okada¹,
Hiroaki Shindo¹, Tatsuya Ooi¹, Rei Tamaki¹, Makoto Nagata²

¹Napra Co. Ltd., Japan, ²Graduate School of System Informatics, Kobe University, Japan

V-4 High-speed Via Hole Filling Using Electrophoresis of Ag Nanoparticles

Ryo Takigawa¹, Kohei Nitta¹, Akihiro Ikeda¹, Mitsuaki Kumazawa², Toshiharu Hirai²,
Michio Komatsu², Tanemasa Asano¹

¹Kyushu University, Japan, ²JGC Catalysts Chemicals LTD, Japan

Break (10:40 – 10:55)



Room: Tachibana Conference Hall

10:55 – 12:20

Technical Session (VI) <3D System Related Technologies>

VI-1 Invited Talk: Computing in 3D

Paul D. Franzon, Eric Rotenberg, W. Rhett Davis, James Tuck, W. Rhett Davis, Huiyang Zhou, Joshua Schabel, Zhenquian Zhang, J. Brandon Dwiell, Elliott Forbes, JoonmooHuh, Marcus Tshibangu, Steve Lipa

Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA

VI-2 Comprehensive Comparison of 3D-TSV Integrated Solid-State Drives (SSDs) with Storage Class Memory and NAND Flash Memory

Shogo Hachiya, Takahiro Onagi, Sheyang Ning, Ken Takeuchi

Chuo University, Japan

VI-3 Power Saving and Noise Reduction of 28nm CMOS RF System Integration Using Integrated Fan-out Wafer Level Packaging (InFO-WLP) Technology

Chuei-Tang Wang, Jeng-Shien Hsieh, Victor C. Y. Chang, En-Hsiang Yeh, Feng-Wei Kuo, Hsu-Hsien Chen, Chih-Hua Chen, Ron Chen, Ying-Ta Lu, Chewn-Pu Jou, Hao-Yi Tsai, C. S. Liu, Doug C. H. Yu

R&D, TSMC, Ltd., Taiwan

VI-4 3D ICs: An Opportunity for Fully-integrated, Dense and Efficient Power Supplies

Gaël Pillonnet¹, Nicolas Jeannot^{1,2}, Pascal Vivet¹

¹Univ. Grenoble Alpes, F-38000 Grenoble, France CEA, LETI, MINATEC Campus, F-38054 Grenoble, France,

²Univ. of Lyon, CPE Department, F-69616, Villeurbanne, France

Lunch (12:20 – 13:40)

Room: Tachibana Conference Hall

13:40 – 15:05

Technical Session (VII) <Wafer Bonding/Chip Stacking>

VII-1 Invited Talk: New Precision Wafer Bonding Technologies for 3DIC

Isao Sugaya¹, Hajime Mitsuishi¹, Hidehiro Maeda¹, Kazuya Okamoto^{1,2}

¹Nikon, Japan, ²Osaka University, Japan

VII-2 Permanent Wafer Bonding in the Low Temperature by Using Various Plasma Enhanced Chemical Vapour Deposition Dielectrics

Soon-Wook Kim¹, Lan Peng¹, Chung Sun Lee², Andy Miller¹, Gerald Beyer¹, Eric Beyne¹

¹IMEC, Belgium, ²Samsung Electronics, Korea

VII-3 High Productivity Thermal Compression Bonding for 3D-IC

Noboru Asahi, Yoshinori Miyamoto, Masatsugu Nimura, Yoshihito Mizutani, Yoshiyuki Arai
Solution Center Research & Development Div. Toray Engineering Co., Ltd, Japan



VII-4 Transfer and Non-transfer Stacking Technologies Based on Chip-to-wafer Self-assembly for High-throughput and High-precision Alignment and Microbump Bonding

Takafumi Fukushima^{1,2}, Taku Suzuki³, Hideto Hashiguchi¹, Chisato Nagai², Jichoel Bea², Hiroyuki Hashimoto², Mariappan Murugesan², Kangwook Lee², Tetsu Tanaka^{1,4}, Kazushi Asami³, Yasuhiro Kitamura³, Mitsumasa Koyanagi²

¹Department of Bioengineering and Robotics, Tohoku University, Japan, ²Global INTeGration Initiative (GINTI), New Industry Creation Hatchery Center, Tohoku University, Japan, ³Research Laboratories, DENSO CORPORATION, Japan, ⁴Department of Biomedical Engineering, Tohoku University, Japan

Room: Sakura Hall 1

15:05 – 16:35

Technical Session (VIII) [Poster Session]

VIII-1 Copper-filled Anodized Aluminum Oxide

- A Potential Material for Chip to Chip Bonding -

Kosuke Yamashita, Shunji Kurooka, Koji Shirakawa, Yoshinori Hotta, Hirofumi Abe
Electronic Materials Research Laboratories, FUJIFILM Corporation, Japan

VIII-2 Development of High-quality Low-temperature ($\leq 120^\circ\text{C}$) PECVD-SiN Films by Organosilane

Hiroshi Taka¹, Katsumasa Suzuki¹, Norihiro Tsujioka², Shoichi Murakami²
¹TAIYO NIPPON SANCO Corporation, Japan, ²SPP Technologies Co.,Ltd., Japan

VIII-3 Vertical Integration after Stacking (ViaS) Process for Low-cost and Low-stress 3D Silicon Integration

Kuniaki Sueoka, Akihiro Horibe, Toyohiro Aoki, Sayuri Kohara, Kazushige Toriyama, Hiroyuki Mori, Yasumitsu Orii
IBM Research - Tokyo, Japan

VIII-4 All-wet TSV Filling with Highly Adhesive Displacement Plated Cu Seed Layer

Kohei Ohta, Atsushi Hirate, Yuto Miyachi, Tomohiro Shimizu, Shoso Shingubara
Graduate school of science and engineering, Kansai University, Japan

VIII-5 Variation of Thermal Stress in TSV Structures Caused by Crystallinity of Electroplated Copper Interconnections

Jiatong Liu¹, Ryosuke Furuya, Ken Suzuki², Hideo Miura²
¹Department of Nanomechanics, Tohoku University, Japan, ²Fracture and Reliability Research Institute, Tohoku University, Japan

VIII-6 Twice-Etched Silicon Approach for Via-Last Through-Silicon-Via with a Parylene-HT Liner

Tung T. Bui, Naoya Watanabe, Masahiro Aoyagi, Katsuya Kikuchi
Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology, Japan

VIII-7 Air-Gap/SiO₂ Liner TSVs with Improved Electrical Performance

Cui Huang, Dong Wu, Liyang Pan, Zheyao Wang
Institute of Microelectronics, Tsinghua University, China



VIII-8 An Ultra-Fast Temporary Bonding and Release Process Based on Thin Photolysis Polymer in 3D Integration

Tsung Yen Tsai¹, Chien Hung Lin², Chia Lin Lee², Shan Chun Yang², Kuan Neng Chen¹

¹Department of Electronics Engineering, National Chiao Tung University, Taiwan, ²Semiconductor Technology R&D Department, Kingyoun Optronics Co., Ltd., Taiwan

VIII-9 Copper Micro and Nano Particles Mixture for 3D Interconnections Application

Yuan Yuan Dai^{1,3}, Mei Zhen Ng^{2,3}, Anantha P^{1,3}, Chee Lip Gan^{2,3}, Chuan Seng Tan^{1,3}

¹School of Electrical & Electronic Engineering, Nanyang Technological University, Singapore, ²School of Materials Science and Engineering, Nanyang Technological University, Singapore, ³NTU-Lockheed Martin Joint Lab, Nanyang Technological University, Singapore

VIII-10 Mitigating Thermo Mechanical Stress in High-density 3D-LSI Through Dielectric Liners in Cu-Through Silicon Via - μ -RS and μ -XRD Study

Murugesan Murugesan¹, Takafumi Fukushima², JiChel Bea¹, H. Hashimoto¹, KangWook Lee¹, Tetsu Tanaka², Mitsumasa Koyanagi¹

¹Global INTeGration Institute (GINTI), NICHE, Tohoku Univ., 6-6-10, Aramaki, Aoba-ku, Sendai, 980-8579, Miyagi, Japan, ²Department of Biomedical Engineering, Tohoku Univ., 6-6-12, Aramaki, Aoba-ku, Sendai, 980-8579, Miyagi, Japan

VIII-11 TSV Etching and VDP Process Integration for High Reliability

Takahide Murayama, Yasuhiro Morikawa

ULVAC Inc., Institute of Semiconductor and Electronics Technologies, Japan

VIII-12 Electrical Investigation of Cu Pumping in Through-Silicon Vias for BEOL Reliability in 3D Integration

Chuan-An Cheng¹, Ryuichi Sugie², Tomoyuki Uchida², Kuo-Hua Chen³, Chi-Tsung Chiu³, Kuan-Neng Chen¹

¹Department of Electronics Engineering, National Chiao Tung University, Taiwan, ²Toray Research Center Inc., Japan, ³Advanced Semiconductor Engineering Group, Taiwan

VIII-13 Long Term Efficacy of Ultrathin Ti Passivation Layer for Achieving Low Temperature, Low Pressure Cu-Cu Wafer-on-Wafer Bonding

Asisa Kumar Panigrahi, Satish Bonam, Tamal Ghosh, Siva Rama Krishna Vanjari, Shiv Govind Singh

Department of Electrical Engineering Indian Institute of Technology, Hyderabad, India

VIII-14 Fast Filling of Through-silicon Via (TSV) with Conductive Polymer/metal Composites

Jin Kawakita, Barbara Horvath, Toyohiro Chikyow

National Institute for Materials Science, Japan

VIII-15 Room-temperature Bonding Mechanism of Compliant Bump with Ultrasonic Assist

Keiichiro Iwanabe, Tanemasa Asano

Graduate School of Information Science and Electrical Engineering, Kyushu University, Japan

VIII-16 Influential Factors in Low-temperature Direct Bonding of Silicon Dioxide

Ryouya Shirahama, Sethavut Duangchan, Yusuke Koishikawa, Akiyoshi Baba

Center for Microelectronic Systems, Kyushu Institute of Technology, Japan

VIII-17 Warpage Analysis of Organic Substrates for 2.1D Packaging

Sayuri Kohara, Keishi Okamoto, Hirokazu Noma, Kazushige Toriyama, Hiroyuki Mori

IBM Research-Tokyo, Japan



VIII-18 Guard-Ring Monitoring System for Inspecting Defects in TSV-Based Data Buses

Yuuki Araga, Katsuya Kikuchi, Masahiro Aoyagi

National Institute of Advanced Industrial Science and Technology (AIST), Japan

VIII-19 Electrical Interconnect Test Method of 3D ICs by Injected Charge Volume

Daisuke Suga¹, Masaki Hashizume¹, Hiroyuki Yotsuyanagi¹, Shyue-Kung Lu²

¹Institute of Technology and Science, Tokushima University, Japan, ²National Taiwan University of Science and Technology, Taiwan

VIII-20 Improved Access Pattern for ROB soft error rate Mitigation based on 3D Integration Technology

Chao Song, Minxuan Zhang

College of Computer, National University of Defense Technology, China

VIII-21 Best Engineering Practice for Thermal Characterization of Stacked Dice FPGA Devices

Arun Raghupathy¹, Hoa Do², Brian Philofsky², Gamal Refai-Ahmed²

¹Electronic Cooling Solutions Inc, USA, ²Xilinx Inc, USA

VIII-22 Electrical Interconnect Test of 3D ICs made of Dies without ESD Protection Circuits with a Built-in Test Circuit

Kosuke Nanbara¹, Akihiro Odoriba¹, Masaki Hashizume¹, Hiroyuki Yotsuyanagi¹,
Shyue-Kung Lu²

¹Institute of Technology and Science, Tokushima University, Japan, ²National Taiwan University of Science and Technology, Taiwan

VIII-23 Congestion-Aware Optimal Techniques for Assigning Inter-Tier Signals to 3D-Vias in a 3DIC

Gopi Neela, Jeffrey Draper

Information Sciences Institute, University of Southern California, USA

VIII-24 On TSV Array Defect Detection Method Using Two Ring-oscillators Considering Signal Transitions at Adjacent TSVs

Hiroyuki Yotsuyanagi, Akihiro Fujiwara, Masaki Hashizume

Institute of Technology and Science, Tokushima University, Japan

VIII-25 Crosstalk-Included Eye-Diagram Estimation for High-speed Silicon, Organic, and Glass Interposer Channels on 2.5D/3D IC

Sumin Choi¹, Heegon Kim¹, Daniel H. Jung¹, Jonghoon J. Kim¹, Jaemin Lim¹, Hyunsuk Lee¹,
Kyungjun Cho¹, Joungho Kim¹, Hyungsoo Kim², Yongju Kim², Yunsang Kim²

¹Department of Electrical Engineering, TERA Lab, Korea Advanced Institute of Science and Technology, Daejeon, South Korea, ²Design Technology Group, SK Hynix Inc., Icheon, Gyeonggi-do, South Korea

VIII-26 Consideration of Microbump Layout for Reduction of Local Bending Stress Due to CTE Mismatch in 3D IC

Hisashi Kino¹, Hideto Hashiguchi², Seiya Tanikawa², Yohei Sugawara², Shunsuke Ikegaya³,
Takafumi Fukushima^{2,4}, Mitsumasa Koyanagi⁴, Tetsu Tanaka^{2,3}

¹Frontier Research Institute for Interdisciplinary Sciences (FRIS), Tohoku University, Japan, ²Dept. of Bioengineering and Robotics, Graduate School of Engineering, Tohoku University, Japan, ³Dept. of Biomedical Engineering, Graduate School of Biomedical Engineering, Tohoku University, Japan, ⁴New Industry Creation Hatchery Center (NICHE), Tohoku University, Japan



VIII-27 Characterization of the Mechanical Stress Impact on Device Electrical Performance in the CMOS and III-V HEMT/HBT Heterogeneous Integration Environment

Eric J. Wyers¹, T. Robert Harris², W. Shep Pitts², Jordan E. Massad³, Paul D. Franzon²

¹*Department of Engineering and Computer Science, Tarleton State University, Stephenville, TX, USA,*

²*Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA,*

³*Component Science and Mechanics Department, Sandia National Laboratories, Albuquerque, NM, USA*

VIII-28 Design of a 3-D Stacked Floating-point Goldschmidt Divider

Jubeo Tada¹, Ryusuke Egawa², Hiroaki Kobayashi²

¹*Graduate School of Science and Engineering, Yamagata University, Japan,* ²*Research Division on*

Supercomputing Systems, Cyberscience Center, Tohoku University, Japan

VIII-29 Modeling and Analysis of Defects in Through Silicon Via Channel for Non-invasive Fault Isolation

Daniel H. Jung¹, Heegon Kim¹, Jonghoon J. Kim¹, Sukjin Kim¹, Hyun-Cheol Bae²,

Kwang-Seong Choi², Joungho Kim¹

¹*Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, South Korea,* ²*IT*

Materials and Components Laboratory, Electronics and Telecommunications Research Institute, Korea

VIII-30 Investigation of Effects of Metalization on Heat Spreading in Bump-bonded 3D Systems

Samson Melamed, Katsuya Kikuchi, Masahiro Aoyagi

National Institute of Advanced Industrial Science and Technology (AIST), Japan

VIII-31 Enabling Automatic System Design Optimization through Assembly Design Kits

Andy Heinig, Robert Fischbach

Fraunhofer IIS/EAS, Germany

VIII-32 Cost Modeling and Analysis for the Design, Manufacturing and Test of 3D-ICs

Armin Gruenewald, Michael G. Wahl, Rainer Brueck

Institute of Microsystem Engineering, University of Siegen, Germany

VIII-33 Proposed Static Timing Analysis Framework for Extracted 3D Integrated Circuits (3D-STA)

Mohamed N. ElBahey, DiaoEldin S. Khalil, Hani F. Ragai

ECE Department, Ain Shams University, Egypt

VIII-34 Noise Coupling Modeling and Analysis of Through Glass Via(TGV)

Insu Hwang¹, Jihye Kim¹, Youngwoo Kim¹, Jonghyun Cho¹, Venky Sundaram², Rao Tummala²,
Joungho Kim¹

¹*Tera Lab, KAIST, Korea,* ²*Packaging Research Center, Georgia Institute of Technology, USA*

VIII-35 TSV Noise Coupling in 3D IC Using Guard Ring

R Ranga Reddy¹, Sugandh Tanna¹, Dr. Shiv Govind Singh¹, Om Krishna Singh²

¹*Department of Electrical Engineering, Indian Institute of Technology Hyderabad, India,* ²*Department of*
Electronics & Information Technology (DeitY), Govt. of India

VIII-36 Power Tile Optimization and Packaging for efficient temperature Management of ASIC's in Networking applications

Susheela Narasimhan

Senior Staff Engineer, Juniper Networks Inc., Sunnyvale, CA, USA



Room: Tachibana Conference Hall

16:35 – 17:40

Technical Session (IX) <3D Imager and Device>

IX-1 Invited Talk: Technology and Overview of Sony's 3D Stacked CMOS Image Sensor

Tomoharu Ogita

Development Department 3, Imaging Device Development Division, Device & Material R&D Group, RDS Platform, Sony Corporation, Japan

IX-2 Three-dimensional Integrated Circuits and Stacked CMOS Image Sensors Using Direct Bonding of SOI Layers

Masahide Goto¹, Kei Hagiwara¹, Yoshinori Iguchi¹, Hiroshi Ohtake¹, Takuya Saraya²,

Masaharu Kobayashi², Eiji Higurashi², Hiroshi Toshiyoshi², Toshiro Hiramoto²

¹NHK Science and Technology Research Laboratories, Japan, ²The University of Tokyo, Japan

IX-3 Fine-Grained 3-D Integrated Circuit Fabric Using Vertical Nanowires

Mostafizur Rahman¹, Santosh Khasanvis², Jiajun Shi², Mingyu Li², Csaba Andras Moritz²

¹Computer Science and Electrical Engineering, University of Missouri-Kansas City, United States, ²Electrical and Computer Engineering, University of Massachusetts Amherst, United States

Room: Tachibana Conference Hall

18:00 – 19:30

Rump Session (Wine & Cheese)

"Monolithic 3D vs. Multilithic 3D"

Moderator: Paul Franzon (*North Carolina State University, USA*)

Panelist: Sung Kyu Lim (*Georgia Tech, USA*)

Kazuyuki Higashi (*Toshiba, Japan*)

Toshifumi Irisawa (*AIST, Japan*)

Subramanian Iyer (*UCLA, USA*)

Paul Enquist (*Ziptronix, USA*)

Yasumitsu Orii (*IBM, Japan*)



Sendai International Center

8:00 –

Registration

Room: Tachibana Conference Hall

8:30 – 9:15

Keynote (III)

Neuromorphic Semiconductor Memory

Chung H. Lam
IBM Research, USA

Room: Tachibana Conference Hall

9:15 – 10:40

Technical Session (X) <3D Thermal Issues>

X-1 Invited Talk: A Holistic View of Chip-Level Thermal Architecture from Heterogeneous Stacked Dice to System Level in Telecoms Applications

Gamal Refai-Ahmed, Ivor Barber, Anthony Torza, Brian Philofsky
Xilinx, USA

X-2 Thermal Simulation of Heterogeneous GaN/InP/Silicon 3DIC Stacks

T. Robert Harris¹, Eric J. Wyers², Lee Wang³, Samuel Graham⁴, Georges Pavlidis⁴,
Paul D. Franzon¹, W. Rhett Davis¹
¹*Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA,*
²*Department of Engineering and Computer Science, Tarleton State University, Stephenville, TX, USA,* ³*Calibre Design Solutions, Mentor Graphics Corporation, Fremont, CA, USA,* ⁴*Department of Mechanical Engineering, Georgia Institute of Technology, Atlanta, GA, USA*

X-3 Temperature-Aware Online Testing of Power-Delivery TSVs

Hua-Cheng Fu¹, Shi-Yu Huang¹, Ding-Ming Kwai², Yung-Fa Chou²
¹*Electrical Engineering Dept., National Tsing Hua University, Taiwan,* ²*ICL, Industrial Technology Research Institute, Taiwan*

X-4 Graphite-based Heat Spreaders for Hotspot Mitigation in 3D ICs

Cristiano Santos¹, Rafael Prieto², Pascal Vivet¹, Jean-Philippe Colonna¹, Perceval Coudrain²,
Ricardo Reis³
¹*CEA-Leti, France,* ²*STMicroelectronics, France,* ³*PGMICRO-UFRGS, Brazil*

Break (10:40 – 10:55)



Room: Tachibana Conference Hall

10:55 – 12:20

Technical Session (XI) <Interposer Technologies>

XI-1 Invited Talk: Active Si Interposer for 3D IC Integrations

Joungho Kim

Korea Advanced Institute of Science and Technology, Korea

XI-2 Processing Active Devices on Si Interposer and Impact on Cost

Dimitrios Velenis, Mikael Detalle, Geert Hellings, Mirko Scholz, Erik Jan Marinissen, Geert Van der Plas, Antonio La Manna, Andy Miller, Dimitri Linten, Eric Beyne
IMEC, Belgium

XI-3 Silicon Interposer Platform With Low-Loss Through-Silicon Vias Using Air

Hanju Oh, Gary S May, Muhannad S Bakir

School of Electrical and Computer Engineering, Georgia Institute of Technology, USA

XI-4 Stress Management Strategy to Limit Die Curvature During Silicon Interposer Integration

B. Vianne¹, A. Farcy¹, V. Fiori¹, C. Chappaz¹, N. Chevrier², G. Lobascio², P. Chausse³,
F. Ponthenier³, A. Ruckly³, S. Escoubas⁴, O. Thomas⁴

¹STMicroelectronics, 850 rue Jean Monnet, 38926 Crolles Cedex, France, ²STMicroelectronics, 12, rue Jules Horowitz – B.P. 217, 38019 Grenoble, France, ³CEA-LETI, Minatec Campus, 17 rue des Martyrs, 38054 Grenoble Cedex 9, France, ⁴Aix-Marseille Université, CNRS, IM2NP (UMR 7334), Campus de Saint Jérôme, avenue Escadrille Normandie Niemen, 13397 Marseille Cedex 20, France

Room: Tachibana Conference Hall

12:20 – 12:30

Closing Remark

(Lunch)

13:30 – 17:30

Social Program <GINTI Tour>